## NB2305A

### 3.3 V Zero Delay Clock Buffer

The NB2305A is a versatile, 3.3 V zero delay buffer designed to distribute high-speed clocks. It accepts one reference input and drives out five low-skew clocks. It is available in a 8 pin package.

The -1 H version of the NB2305A operates at up to 133 MHz , and has higher drive than the -1 devices. All parts have on-chip PLL's that lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad.

Multiple NB2305A devices can accept the same input clock and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 700 ps .

All outputs have less than 200 ps of cycle-to-cycle jitter. The input and output propagation delay is guaranteed to be less than 350 ps , and the output to output skew is guaranteed to be less than 250 ps .

The NB2305A is available in two different configurations, as shown in the ordering information table. The NB2305AI is the base part. The NB2305AI1H is the high drive version of the -1 and its rise and fall times are much faster than -1 part.

## Features

- 15 MHz to 133 MHz Operating Range, Compatible with CPU and PCI Bus Frequencies
- Zero Input - Output Propagation Delay
- Multiple Low-Skew Outputs
- Output-Output Skew Less than 250 ps
- Device-Device Skew Less than 700 ps
- One Input Drives 5 Outputs
- Less than 200 ps Cycle-to-Cycle Jitter is Compatible with Pentium ${ }^{\circledR}$ Based Systems
- Accepts Spread Spectrum Clock at the Input
- Available in 8 Pin, 150 mil SOIC Package and 8 Pin TSSOP 4.4 mm
- 3.3 V Operation, Advanced $0.35 \mu$ CMOS Technology
- Guaranteed Across Commercial and Industrial Temperature Ranges
- These are $\mathrm{Pb}-$ Free Devices

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com
MARKING
DIAGRAMS*

## ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.


Figure 1. Block Diagram


Figure 2. Pin Configuration

Table 1. PIN DESCRIPTION

| Pin \# | Pin Name | Description |
| :---: | :---: | :--- |
| 1 | REF (Note1) | Input reference frequency, 5 V tolerant input. |
| 2 | CLK2 (Note 2) | Buffered clock output. |
| 3 | CLK1 (Note 2) | Buffered clock output. |
| 4 | GND | Ground. |
| 5 | CLK3 (Note 2) | Buffered clock output. |
| 6 | V $_{\text {DD }}$ | 3.3 V supply. |
| 7 | CLK4 (Note 2) | Buffered clock output. |
| 8 | CLKOUT (Note 2) | Buffered clock output, internal feedback on this pin. |

1. Weak pulldown.
2. Weak pulldown on all outputs.

Table 2. MAXIMUM RATINGS

| Parameter | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage to Ground Potential | -0.5 | +7.0 | V |
| DC Input Voltage (Except REF) | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| DC Input Voltage (REF) | -0.5 | -65 | 7.0 |
| Storage Temperature |  | $\mathrm{V}^{\circ}$ |  |
| Maximum Soldering Temperature (10 sec) |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Static Discharge Voltage (per MIL-STD-883, Method 3015) |  | $>2000$ | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. RECOMMENDED OPERATING CONDITIONS FOR INDUSTRIAL TEMPERATURE DEVICES

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 3.0 | 3.6 |  |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature (Ambient Temperature) | Industrial <br> Commercial | -40 <br> 0 | 85 <br> 70 |
| $\mathrm{C}_{\mathrm{L}}$ |  | ${ }^{\circ} \mathrm{C}$ |  |  |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, below 100 MHz |  | 30 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Load Capacitance, from 100 MHz to 133 MHz |  | 10 | pF |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 4. ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Parameter | Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Note 3) |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Note 3) |  | 2.0 |  | V |
| IIL | Input LOW Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| IIH | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}(-1) \\ & \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}(-1 \mathrm{H}) \end{aligned}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}(-1) \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}(-1 \mathrm{H}) \end{aligned}$ | 2.4 |  | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current (Commercial Temp) | Unloaded outputs at 66.67 MHz , Select inputs at $V_{D D}$ |  | 34 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current (Industrial Temp) |  |  | $\begin{aligned} & 50 \\ & 34 \\ & 19 \end{aligned}$ | mA |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
3. REF input has a threshold voltage of $V_{D D} / 2$.

Table 5. SWITCHING CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 4)

| Parameter | Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / \mathrm{t}_{1}$ | Output Frequency | 30 pF load 10 pF load | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 133 \end{aligned}$ | MHz |
| $1 / \mathrm{t}_{1}$ | $\begin{array}{ll}\text { Duty Cycle }=\left(\mathrm{t}_{2} / \mathrm{t}_{1}\right) * 100 & \begin{array}{l}(-1,-1 \mathrm{H}) \\ (-1 \mathrm{H})\end{array}\end{array}$ | $\begin{aligned} \hline \text { Measured at } 1.4 \mathrm{~V}, \text { FOUT }= & 66.67 \mathrm{MHz} \\ & <50 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 40 \\ & 45 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $60$ | \% |
| $\mathrm{t}_{3}$ | $\begin{array}{ll}\text { Output Rise Time } & (-1) \\ & (-1 \mathrm{H})\end{array}$ | Measured between 0.8 V and 2.0 V |  |  | $\begin{aligned} & 2.5 \\ & 1.5 \end{aligned}$ | ns |
| $\mathrm{t}_{4}$ | $\begin{array}{ll}\text { Output Fall Time } & (-1) \\ \\ (-1 \mathrm{H})\end{array}$ | Measured between 2.0 V and 0.8 V |  |  | $\begin{aligned} & 2.5 \\ & 1.5 \end{aligned}$ | ns |
| $t_{5}$ | Output-to-Output Skew | All outputs equally loaded |  |  | 250 | ps |
| $t_{6}$ | Delay, REF Rising Edge to CLKOUT Rising Edge | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ |  | 0 | $\pm 350$ | ps |
| $\mathrm{t}_{7}$ | Device-to-Device Skew | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ on the CLKOUT pins of the device |  | 0 | 700 | ps |
| $\mathrm{t}_{J}$ | Cycle-to-Cycle Jitter | Measured at 66.67 MHz , loaded outputs |  |  | 200 | ps |
| tlock | PLL Lock Time | Stable power supply, valid clock presented on REF pin |  |  | 1.0 | ms |

4. All parameters specified with loaded outputs.

## Zero Delay and Skew Control

All outputs should be uniformly loaded to achieve Zero Delay between input and output. Since the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input-output delay.

For applications requiring zero input-output delay, all outputs, including CLKOUT, must be equally loaded. Even if CLKOUT is not used, it must have a capacitive load equal to that on other outputs, for obtaining zero-input-output delay.

## SWITCHING WAVEFORMS



Figure 3. Duty Cycle Timing


Figure 4. All Outputs Rise/Fall Time


Figure 5. Output - Output Skew

Figure 6. Input - Output Propagation Delay



Figure 7. Device - Device Skew

## NB2305A

## TEST CIRCUITS



Figure 8. Test Circuit \#1


Figure 9. Test Circuit \#2
For parameter $\mathrm{t}_{\mathbf{8}}$ (output slew rate) on $\mathbf{- 1} \mathrm{H}$ devices

ORDERING INFORMATION

| Device | Marking | Operating Range | Package | Shipping ${ }^{\dagger}$ | Availability |
| :--- | :---: | :---: | :---: | :---: | :---: |
| NB2305AI1DG | $5 I 1$ |  <br> Commercial | SOIC-8 <br> (Pb-Free) | 98 Units / Rail | Now |
| NB2305AI1DR2G | 511 |  <br> Commercial | SOIC-8 <br> (Pb-Free) | 2500 Tape \& Reel | Now |
| NB2305AI1HDG | 511 H |  <br> Commercial | SOIC-8 <br> (Pb-Free) | 98 Units / Rail | Now |
| NB2305AI1HDR2G | 511 H |  <br> Commercial | SOIC-8 <br> (Pb-Free) | 2500 Tape \& Reel | Now |
| NB2305AI1DTG | $5 I 1$ |  <br> Commercial | TSSOP-8 <br> (Pb-Free) | 100 Units / Rail | Now |
| NB2305AI1DTR2G | $5 I 1$ |  <br> Commercial | TSSOP-8 <br> (Pb-Free) | 2500 Tape \& Reel | Now |
| NB2305AI1HDTG | $5 I H$ |  <br> Commercial | TSSOP-8 <br> (Pb-Free) | 100 Units / Rail | Now |
| NB2305AI1HDTR2G | $5 I H$ |  <br> Commercial | TSSOP-8 <br> (Pb-Free) | 2500 Tape \& Reel | Now |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


SOIC-8 NB
CASE 751-07
ISSUE AK
SCALE 1:1
DATE 16 FEB 2011


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW
7. 751-01 THRU 751-06 AR
STANDARD IS 751-07.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0 |
|  | $\circ$ | 8 |  |  |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

## GENERIC

MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
= Year
$\begin{array}{ll}\mathrm{W} & =\text { Work Week } \\ \text { - } & =\text { Pb-Free Package }\end{array}$
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{=}$ ", may or may not be present. Some products may not follow the Generic Marking.
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-8 NB | PAGE 1 OF 2 |

[^0] rights of others.

SOIC-8 NB
CASE 751-07
ISSUE AK
DATE 16 FEB 2011

STYLE

| PIN 1. | EMITTER |
| ---: | :--- |
| 2. | COLLECTOR |
| 3. | COLLECTOR |
| 4. | EMITTER |
| 5. | EMITTER |
| 6. | BASE |
| 7. | BASE |
| 8. | EMITTER |
| STYLE 5: |  |
| PIN 1. | DRAIN |
| 2. | DRAIN |
| 3. | DRAIN |
| 4. | DRAIN |
| 5. | GATE |
| 6. | GATE |
| 7. | SOURCE |
| 8. | SOURCE |

STYLE 9:
PIN 1. EMITTER, COMMON
COLLECTOR, DIE \#1 COLLECTOR, DIE \#2 EMITTER, COMMON EMITTER, COMMON BASE, DIE \#2
BASE, DIE \#1
8. EMITTER, COMMON

STYLE 13:
PIN 1. N.C.
2. SOURCE
3. SOURCE

GATE
DRAIN
DRAIN
DRAIN
8. DRAIN

STYLE 17:
PIN 1. VCC
V2OUT
V10UT
V10UT
TXE
RXE
VEE
7. GND
8. ACC

STYLE 21:
PIN 1. CATHODE 1
2. CATHODE 2
3. CATHODE 3

CATHODE 4
CATHODE 5
6. COMMON ANODE
7. COMMON ANODE
8. CATHODE 6

STYLE 25:
PIN 1. VIN
2. $\mathrm{N} / \mathrm{C}$

REXT
GND
IOUT
IOUT
IOUT
8. IOUT

## STYLE 29

PIN 1. BASE, DIE \#
EMITTER, \#1
BASE, \#2
. EMITTER, \#2
5. COLLECTOR, \#2
6. COLLECTOR, \#2
7. COLLECTOR, \#1
8. COLLECTOR, \#1

STYLE
PIN 1. COLIECTOR,
2. COLLECTOR, \#
3. COLLECTOR, \#2

COLLECTOR, \#2
BASE, \#2
. EMITTER, \#2
7. BASE, \#1
8. EMITTER, \#1

STYLE 6:
PIN 1. SOURCE
DRAIN
3. DRAIN
4. SOURCE

SOURCE
6. GATE
7. GATE
8. SOURCE

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT

GROUND
GROUND
BIAS 2
7. INPUT
8. GROUND

STYLE 14
PIN 1. N-SOURCE
2. N-GATE
. P-SOURCE
P-GATE
5.DRAIN
6. P-DRAIN
7. N-DRAIN
8. N -DRAIN

STYLE 18
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 22 :
PIN 1. I/O LINE
2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC
4. I/O LINE 3
5. COMMON ANODE/GND
6. I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 26:
PIN 1. GND
2. $\mathrm{dv} / \mathrm{dt}$
3. ENABLE
4. ILIMIT

SOURCE
SOURCE
SOURCE
8. VCC

STYLE 30:
PIN 1. DRAIN 1
2. DRAIN 1
. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
. SOURCE 1/DRAIN 2
SOURCE 1/DRAIN 2
8. GATE 1

STYLE 3
STYLE
2. DRAIN, DIE
2. DRAIN, \#1
2. DRAIN, \#
3. DRAIN, \#2
4. DRAIN, \#2
5. GATE, \#2
7. GATE, \#1
8. SOURCE, \#1

## STYLE 7

PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

## STYLE 11:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN 1
8. DRAIN 1

## STYLE 15:

PIN 1. ANODE 1
2. ANODE 1
3. ANODE 1
4. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

## STYLE 19:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

## STYLE 23:

PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

STYLE 27:
PIN 1. ILIMIT
2. OVLO
3. UVLO
4. INPUT+
5. INPUT+
5. SOURCE
6. SOURCE
7. SOURCE
8. DRAIN

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
8. COMMON CATHODE

## STYLE 8:

PIN 1. COLLECTOR, DIE \#1
2. BASE, \#1
3. BASE, \#2
4. COLLECTOR, \#2
5. COLLECTOR, \#2
6. EMITTER, \#2
7. EMITTER, \#1
8. COLLECTOR, \#1

## STYLE 12

PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 16:

PIN 1. EMITTER, DIE \#1
2. BASE, DIE \#1
3. EMITTER, DIE \#2
3. EMITTER, DIE
4. BASE, DIE \#2
4. BASE, DIE \#2
6. COLLECTOR, DIE \#2
7. COLLECTOR, DIE \#1
8. COLLECTOR, DIE \#1

## STYLE 20:

PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 24
PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

## STYLE 28:

PIN 1. SW_TO_GND
2. DASIC $\bar{O} F F$
3. DASIC_SW_DET
4. GND
5. V_MON
6. VBULK
7. VBULK
8. VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| :---: | :---: | :---: |
| DESCRIPTION: | SOIC-8 NB | PAGE 2 OF 2 |

ON Semiconductor and (0N) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.


NOTES

1. DIMENSIONING AND TOLERANCING PER ANS Y14.5M, 1982.
CONTROLLING DIMENSION: MILLIMETER
2. DIMENSION A DOES NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR FLASH OR PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED $0.25(0.010)$ PROTRUS
5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

|  | MILLIMETERS |  | INCHES |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | 2.90 | 3.10 | 0.114 | 0.122 |  |
| B | 4.30 | 4.50 | 0.169 | 0.177 |  |
| C | --- | 1.10 | --- | 0.043 |  |
| D | 0.05 | 0.15 | 0.002 | 0.006 |  |
| F | 0.50 | 0.70 | 0.020 | 0.028 |  |
| G | 0.65 |  | BSC | 0.026 BSC |  |
| J | 0.09 | 0.20 | 0.004 | 0.008 |  |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |  |
| K | 0.19 | 0.30 | 0.007 |  |  |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |  |
| L | 6.40 |  | BSC | 0.252 BSC |  |
| M | $00^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ |  |  |

GENERIC MARKING DIAGRAM*


XXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week

- $\quad=$ Pb-Free Package
*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " $\quad$ ", may or may not be present.

| DOCUMENT NUMBER: | 98AON00697D | Electronic versions are uncontrolled except when <br> accessed directly from the Document Repository. Printed <br> versions are uncontrolled except when stamped <br> "CONTROLLED COPY" in red. |  |
| ---: | :--- | :--- | :--- |
| STATUS: | ON SEMICONDUCTOR STANDARD |  |  |


| ON Semiconductor ${ }^{\text {® }}$ |  | DOCUMENT NUMBER: 98AON00697D |
| :---: | :---: | :---: |
|  |  | PAGE 2 OF 2 |
| ISSUE | REVISION | DATE |
| 0 | RELEASED FOR PRODUCTION. | 18 APR 2000 |
| A | ADDED MARKING DIAGRAM INFORMATION. REQ. BY V. BASS. | 13 JAN 2006 |
| B | CORRECTED MARKING DIAGRAM PIN 1 LOCATION AND MARKING. REQ. BY C. REBELLO. | 13 MAR 2006 |
| C | REMOVED EXPOSED PAD VIEW AND DIMENSIONS P AND P1. CORRECTED MARKING INFORMATION. REQ. BY C. REBELLO. | 20 JUN 2008 |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

[^1]onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Buffer category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX ZL40226LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK854BCPZ ADCLK905BCPZ-R2 ADCLK905BCPZ-R7 ADCLK905BCPZ-WP


[^0]:    ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

[^1]:    ON Semiconductor and (ON) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages
    "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
    intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

