# 2.5V, 3.3V Differential 1:8 HCSL Fanout Buffer

#### Description

The NB3L208K is a differential 1:8 Clock fanout buffer with High-speed Current Steering Logic (HCSL) outputs. Inputs can directly accept differential LVPECL, LVDS, and HCSL signals. Single-ended LVPECL, HCSL, LVCMOS, or LVTTL levels are accepted with a proper external Vth reference supply per Figures 4 and 6. The input signal will be translated to HCSL and provides eight identical copies operating up to 350 MHz.

The NB3L208K is optimized for ultra-low phase noise, propagation delay variation and low output-to-output skew, and is DB800H compliant. As such, system designers can take advantage of the NB3L208K's performance to distribute low skew clocks across the backplane or the motherboard making it ideal for Clock and Data distribution applications such as PCI Express, FBDIMM, Networking, Mobile Computing, Gigabit Ethernet, etc.

Output drive current is set by connecting a 475  $\Omega$  resistor from IREF (Pin 27) to GND per Figure 11. Outputs can also interface to LVDS receivers when terminated per Figure 12.

#### **Features**

Maximum Input Clock Frequency > 350 MHz 2.5 V 5% / 3.3 V 10% Supply Voltage Operation 8 HCSL Outputs DB800H Compliant PCIe Gen 3, Gen 4 Compliant

Individual OE Control Pin for Each Bank of 2 Outputs

100 ps Max Output-to-Output Skew Performance

1 ns Typical Propagation Delay

500 ps Typical Rise and Fall Times

80 fs Maximum Additive RMS Phase Jitter

-40 C to +85 C Ambient Operating Temperature

QFN 32-pin Package, 5 mm x 5 mm

These Devices are Pb-Free and are RoHS Compliant

#### **Typical Applications**

PCI Express FBDIMM Mobile Computing Networking Gigabit Ethernet



## ON Semiconductor®

www.onsemi.com



#### QFN32 G SUFFIX CASE 488AM

MARKING DIAGRAM


NB3L 208K AWLYYWWG


A = Assembly Location

WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information page 12 of this data sheet.





(Top View)

**Table 1. PIN DESCRIPTION** 

Pin Number	Pin Name	I/O	Description
1	DIF_0	O, DIF	0.7 V Differential True Output
2	DIF_0#	O, DIF	0.7 V Differential Complementary Output
3	DIF_1	O, DIF	0.7 V Differential True Output
4	DIF_1#	O, DIF	0.7 V Differential Complementary Output
5	DIF_2	O, DIF	0.7 V Differential True Output
6	DIF_2#	O, DIF	0.7 V Differential Complementary Output
7	DIF_3	O, DIF	0.7 V Differential True Output
8	DIF_3#	O, DIF	0.7 V Differential Complementary Output
9	VDD_O	Power	Power supply for outputs
10	OE#_[7:6]	I, SE	LVTTL / LVCMOS active low input for enabling output pair DIF_6/6# & DIF_7/7#. 0 enables outputs, 1 disables outputs. Internal pull down.
11	CLK_IN	I, DIF	Differential True input
12	CLK_IN#	I, DIF	Differential Complementary input
13	GND	Power	Ground
14	VDD	Power	Core power supply
15	GND_O	Power	Ground for outputs
16	VDD_O	O, DIF	Power supply for outputs
17	DIF_7#	O, DIF	0.7 V Differential Complementary Output
18	DIF_7	O, DIF	0.7 V Differential True Output
19	DIF_6#	O, DIF	0.7 V Differential Complementary Output
20	DIF_6	O, DIF	0.7 V Differential True Output
21	DIF_5#	O, DIF	0.7 V Differential Complementary Output
22	DIF_5	O, DIF	0.7 V Differential True Output
23	DIF_4#	O, DIF	0.7 V Differential Complementary Output
24	DIF_4	O, DIF	0.7 V Differential True Output
25	VDD_O	Power	Power supply for outputs
26	GND_O	Power	Ground for outputs
27	IREF	I	A precision resistor is attached to this pin to set the differential output current. Use R <sub>REF</sub> = 475 $\Omega$ , 1% for 100 $\Omega$ trace, with 50 $\Omega$ termination. Use R <sub>REF</sub> = 412 $\Omega$ , 1% for 85 $\Omega$ trace, with 43 $\Omega$ termination.
28	OE#_[1:0]	I, SE	LVTTL / LVCMOS active low input for enabling output pair DIF_0/0# & DIF_1/1#. 0 enables outputs, 1 disables outputs. Internal pull down.
29	OE#_[3:2]	I, SE	LVTTL / LVCMOS active low input for enabling output pair DIF_2/2# & DIF_3/3#. 0 enables outputs, 1 disables outputs. Internal pull down.
30	OE#_[5:4]	I, SE	LVTTL / LVCMOS active low input for enabling output pair DIF_4/4# & DIF_5/5#. 0 enables outputs, 1 disables outputs. Internal pull down.
31	GND_O	Power	Ground for outputs
32	VDD_O	Power	Power supply for outputs
EP	Exposed Pad	Thermal	The Exposed Pad (EP) on the QFN-32 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to the die, and must be electrically and thermally connected to GND on the PC board.

**Table 2. ATTRIBUTES** 

Characteris	Value	
ESD Protection	Human Body Model	> 2000 V
RPD - Pull-down Resistor		50 kΩ
Moisture Sensitivity (Note 1)	QFN-32	Level 1
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count	1344	
Meets or exceeds JEDEC Spec EIA	A/JESD78 IC Latchup Test	

<sup>1.</sup> For additional information, see Application Note AND8003/D.

## **Table 3. ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Min	Max	Unit	
$V_{DD}$	Core Supply Voltage		=	4.6	V
V <sub>DD_O</sub>	I/O Supply Voltage		=	4.6	V
V <sub>IH</sub>	Input High Voltage (Note 2)		=	4.6	V
V <sub>IL</sub>	Input Low Voltage	-0.5	-	V	
l <sub>OUT</sub>	Maximum Output Current	-	24	mA	
T <sub>A</sub>	Operating Temperature Range			-40 to +85	С
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	С
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 Ifpm 500 Ifpm	31 27		C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case) (Note 3)		12		C/W
T <sub>sol</sub>	Wave Solder		2	65	С

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. Maximum V<sub>IH</sub> is not to exceed maximum V<sub>DD</sub>.

3. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS  $V_{DD}$  =  $V_{DD}$  O = 3.3 V 10% or 2.5 V 5%,  $T_A$  = -40 C to 85 C

Symbol	Characteristics	Min	Тур	Max	Unit
OWER SUI	PPLY CURRENT	•	1	•	
$V_{DD}$	Core Power Supply Voltage $ V_{DD} = 3.3 \text{ V}  10\% $ $ V_{DD} = 2.5 \text{ V}  5\% $	2.970 2.375	3.3 2.5	3.630 2.625	V
V <sub>DD_O</sub>	Output Power Supply Voltage $V_{DD\_O} = 3.3 \text{ V}  10\%$ $V_{DD\_O} = 2.5 \text{ V}  5\%$	2.970 2.375	3.3 2.5	3.630 2.625	V
I <sub>DD</sub> + I <sub>DD_O</sub>	Total Power Supply Current (all outputs active @ 350 MHz, $R_{REF}$ = 412 $\Omega,$ $R_L$ = 43 $\Omega)$		170	210	mA
I <sub>stdby</sub>	Standby Current, all OE pins de-asserted with inputs @ 350 MHz		50	65	mA
l <sub>incr</sub>	Incremental output current for additional pair of outputs; One OE Enabled		30	45	mA
I <sub>stdby</sub> + I <sub>incr</sub>	Standby Current plus incremental current for one additional pair of differential outputs; One OE Enabled @ 350 MHz		80	110	mA
ICSL OUTP	UTS (Notes 4, 5)				
V <sub>OH</sub>	Output HIGH Voltage	660		850	mV
V <sub>OL</sub>	Output LOW Voltage	-150			mV
V <sub>OUT</sub>	Output Swing (Single-Ended) Output Swing (Differential)	400 800	750 1500		mV
DIFFERENT	IAL INPUT DRIVEN SINGLE-ENDED (Note 6) (Figures 4 and 6)				
V <sub>IH</sub>	CLK_IN/CLK_IN# Single-ended Input HIGH Voltage	0.5		$V_{DD}$	V
V <sub>IL</sub>	CLK_IN/CLK_IN# Single-ended Input LOW Voltage	GND		V <sub>IH</sub> – 0.3	V
$V_{th}$	Input Threshold Reference Voltage Range (Note 7)	0.25		V <sub>DD</sub> – 1.0	V
V <sub>ISE</sub>	Single-ended Input Voltage ( $V_{IH} - V_{IL}$ )	0.5		VDD	V
DIFFERENT	IAL INPUTS DRIVEN DIFFERENTIALLY (Note 8) (Figures 5 and 7)				
$V_{IHD}$	Differential Input HIGH Voltage	0.5		V <sub>DD</sub> – 0.85	V
$V_{ILD}$	Differential Input LOW Voltage	0		V <sub>IHD</sub> – 0.25	V
V <sub>ID</sub>	Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> )	0.25		1.3	V
V <sub>IHCMR</sub>	Input Common Mode Range (Differential Configuration) (Note 9) (Figure 8)	0.5		V <sub>DD</sub> – 0.85	V
I <sub>IL</sub>	Input Leakage Current 0 < V <sub>IN</sub> < V <sub>DD</sub> (Note 10)	-5		5	μΑ
VTTL / LVC	MOS INPUTS (OE#_x)				
V <sub>IH</sub>	Input HIGH Voltage	2.0		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage	-0.3		0.8	V
I <sub>IL</sub>	Input LOW Current (V <sub>IN</sub> = GND)	-10		+10	μΑ
I <sub>IH</sub>	Input HIGH Current (V <sub>IN</sub> = V <sub>DD</sub> )			100	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics for the listed test conditions.

4. Test configuration is R<sub>S</sub> = 33.2 Ω, R<sub>L</sub> = 49.9, C<sub>L</sub> = 2 pF, R<sub>REF</sub> = 475 Ω.

5. Measurement taken from Single–Ended waveform unless specified otherwise.

6. V<sub>IH</sub>, V<sub>IL</sub>, V<sub>th</sub> and V<sub>ISE</sub> parameters must be complied with simultaneously.

7. V<sub>th</sub> is applied to the complementary input when operating in single–ended mode.

- V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>CMR</sub> parameters must be complied with simultaneously.
   The common mode voltage is defined as V<sub>IH</sub>.
   Does not include inputs with pulldown resistors.

Table 5. AC TIMING CHARACTERISTICS V<sub>DD</sub> = V<sub>DD</sub> O = 3.3 V 10% or 2.5 V 5%, T<sub>A</sub> = -40 C to 85 C (Note 15)

Symbol	Characteristics	Min	Тур	Max	Unit
F <sub>max</sub>	Maximum Input Frequency	350			MHz
T <sub>rise</sub> /T <sub>fall</sub>	Rise Time / Fall Time (Notes 13, 17 and 33) (Figure 13)	175	500	700	ps
Output Slew Rate	Output Slew Rate (Notes 13 and 17)	0.5		2.0	V/ns
$\Delta T_{rise}/\Delta T_{fall}$	Rise/Fall Time Variation (Notes 17 and 26)			125	ps
Slew Rate Matching	(Notes 18, 27 and 28)			20%	
$V_{high}$	Voltage High (Notes 17, and 20) (Figure 14)	660	700	850	mV
V <sub>low</sub>	Voltage Low (Notes 17, and 21) (Figure 14)	-150	0	+150	mV
Input Slew Rate	(Note 29 and 32)	0.35			V/ns
V <sub>cross</sub> absolute	Absolute Crossing Point Voltages (Notes 12, 17 and 24) Relative Crossing Point Voltages can be calculated (Notes 16, 17 and 24) (Figure 16)	250		550	mV
Total ∆V <sub>cross</sub>	Total Variation of Vcross Over All Edges (Notes 17 and 25)			140	mV
Duty Cycle	(Note 18) (Figure 15)	45		55	%
V <sub>ovs</sub>	Maximum Voltage (Overshoot) (Notes 17 and 22) (Figure 14)			$V_{high} + 0.3$	V
V <sub>uds</sub>	Maximum Voltage (Undershoot) (Notes 17 and 23) (Figure 14)			V <sub>low</sub> – 0.3	V
$V_{rb}$	Ringback Voltage (Note 17) (Figure 14)	0.2		N/A	V
T <sub>oe_lat</sub>	OE Latency (Note 11)	4	6	12	Cycles
t <sub>pd</sub>	Input-to-Output Delay CLK_IN, DIF_[7:0] (Note 31)	0.6	1.0	1.4	ns
tskew	Output-to-Output Skew across all 8 outputs DIF_[7:0] (Notes 30 and 31)	0	30	100	ps
T <sub>SKEW(0-0)</sub>	Output-to-Output Skew between 2 output pairs controlled by the same OE DIF_[7:0] (Notes 30 and 31)	0	5	20	ps
IJΙΤΤΕRφ	Additive RMS Phase Jitter $f_{carrier}$ = 156.25 MHz, 12 kHz – 20 MHz Integrated Range (Figure 3)		46	80	fs
t <sub>jPCle</sub> G3	Additive RMS Phase Jitter PCIe Gen 3 (PLL BW= 2-4 MHz or 2-5 MHz, CDR = 10 MHz) (Notes 34 and 35)		0.07	0.4	ps
<sup>t</sup> jPCleG4	Additive RMS Phase Jitter PCIe Gen 4 (PLL BW= 2-4 MHz or 2-5 MHz, CDR = 10 MHz) (Notes 34 and 35)		0.07	0.4	ps

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 11. Time from deassertion until outputs are >200 mV.
- 12. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLK#.
- 13. Measured from  $V_{OL} = 0.175 \text{ V}$  to  $V_{OH} = 0.525 \text{ V}$ . Only valid for Rising Clock and Falling Clock#.
- 14. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing
- 15. Test configuration is  $R_S$  = 33.2  $\Omega$ ,  $R_P$  = 49.9,  $C_L$  = 2 pF,  $R_{REF}$  = 475  $\Omega$ .

  16. Vcross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (V<sub>high avg</sub> 0.700). Vcross(rel) Max = 0.550 0.5 (0.700 – V<sub>high avg</sub>), (see Figure 16 for further clarification). 17. Measurement taken from Single Ended waveform.
- 18. Measurement taken from differential waveform.
- 19. Unless otherwise noted, all specifications in this table apply to all frequencies.
- $20.V_{high}$  is defined as the statistical average High value as obtained by using the Oscilloscope  $V_{high}$  Math function.
- 21. Vlow is defined as the statistical average Low value as obtained by using the Oscilloscope Vlow Math function.
- 22. Overshoot is defined as the absolute value of the maximum voltage.
- 23. Undershoot is defined as the absolute value of the minimum voltage.
- 24. The crossing point must meet the absolute and relative crossing point specifications simultaneously.
- 25. \( \Delta V \text{cross} is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system.
- 26. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max.
- 27. Matching applies to rising edge rate for clock and falling edge rate for Clock#. It is measured using a 75 mV window centered on the average crosspoint where clock rising meets Clock# falling. The median crosspoint is used to calculate the voltage threshold the oscilloscope is to use for the edge rate calculations.
- 28. Slew Rate matching is derived using the following, 2 \*  $(T_{rise} T_{fall}) / (T_{rise} + T_{fall})$ . 29. Input slew rate is based on single ended measurement. This is the minimum input slew rate at which the NB3L208K devices are guaranteed to meet all performance specifications.
- 30. Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.
- 31. Measured from differential cross-point to differential cross-point with scope averaging on to find mean value.
- 32. The differential input clock is expected to be sourced from a high performance clock oscillator.
- 33. Measured at 3.3 V 10% with typical HCSL input levels.
- 34. See http://www.pcisig.com for complete specs
- 35. For RMS figures, additive jitter is calculated by solving the following equation: (Additive jitter)<sup>2</sup> = (total jitter)<sup>2</sup> (input jitter)<sup>2</sup>




Figure 3. Typical Phase Noise Plot at f<sub>carrier</sub> = 156.25 MHz at an Operating Voltage of 3.3 V, Room Temperature

The above phase noise data was captured using Agilent E5052A/B. The data displays the input phase noise and output phase noise used to calculate the additive phase jitter at a specified integration range. The additive RMS phase jitter contributed by the device (integrated between 12 kHz and 20 MHz) is 45.7 fs.

The additive RMS phase jitter performance of the fanout buffer is highly dependent on the phase noise of the input source. To obtain the most accurate additive phase noise measurement, it is vital that the source phase noise be notably lower than that of the DUT. If the phase noise of the source is similar or greater than the device under test output, the source noise will dominate the additive phase jitter calculation and lead to an artificially low result for the additive phase noise measurement within the integration range.

Additive RMS phase jitter = 
$$\sqrt{\text{RMS phase jitter of output}^2 - \text{RMS phase jitter of input}^2}$$
  
45.7 fs =  $\sqrt{73.7 \text{ fs}^2 - 57.8 \text{ fs}^2}$ 




Figure 4. Differential Input Driven Single-Ended




Figure 5. Differential Inputs Driven Differentially




Figure 6. V<sub>th</sub> Diagram




Figure 7. Differential Inputs Driven Differentially




Figure 8. V<sub>IHCMR</sub> Diagram






Figure 9. AC Reference Measurement



- A. Connect 475  $\Omega$  resistor RREF from IREF pin to GND.
- B.  $R_{S1},$   $R_{S2}\!\!:$  33  $\Omega$  for Test and Evaluation. Select to Minimizing Ringing.
- $\textbf{C}. \ C_{L1}, \ C_{L2} \vdots \ \text{Receiver Input Simulation (for test only not added to application circuit.}$
- $\textbf{D}.~R_{L1},\,R_{L2}$  Termination and Load Resistors Located at Received Inputs.

Figure 10. Typical Termination Configuration for Output Driver and Device Evaluation






Figure 12. HCSL Interface Termination to LVDS

## **MEASUREMENT POINTS FOR DIFFERENTIAL**




Figure 13. Single-Ended Measurement Points for Trise, Tfall




Figure 14. Single-Ended Measurement Points for  $\rm V_{ovs}, \, V_{uds}, \, V_{rb}$ 




Figure 15. Differential (CLOCK - CLOCK#) Measurement Points (Tperiod, Duty Cycle)




Figure 16. V<sub>cross</sub> Range Clarification (Note 36)

36. The picture above illustrates the effect of V<sub>high</sub> above and below 700 mV on the V<sub>cross</sub> range. The purpose of this is to prevent a 250 mV V<sub>cross</sub> with an 850 mV V<sub>high</sub>. In addition, this prevents the case of a 550 mV V<sub>cross</sub> with a 660 mV V<sub>high</sub>. The actual specification for V<sub>cross</sub> is dependent upon the measured amplitude of V<sub>high</sub>.

#### Signal and Feature Operation

Table 6. OE# FUNCTIONALITY (Notes 37, 38 and 39)

CLK_IN / CLK_IN#	OE# (Pin)	DIF	DIF#	Notes
Running	1	Low	Low	37
Running	0	Running	Running	
Not Running	х	х	х	

<sup>37.</sup> The outputs are tri-stated, but the termination networks pull them low

### OE# Assertion (Transition from '1' to '0')

All differential outputs that were tri-stated (low due to termination pull down) will resume normal operation in a glitch free manner. The latency from the assertion to active outputs is 4 - 12 DIF clock periods.

Note: Input clock must remain running for a minimum of 12 clock cycles.

### OE# De-Assertion (Transition from '0' to '1')

The maximum latency from the de-assertion to tristated (low due to termination pull down) outputs is 12 DIF clock periods.

Table 7. NB3L208K RESISTIVE LUMPED TEST LOADS FOR DIFFERENTIAL CLOCKS

Board Target Trace/Term Z	Reference R, Iref = VDD/(3*R <sub>REF</sub> )	Output Current	V <sub>OH</sub> @ Z	Rs	Rp
100 $\Omega$ Differential 50 $\Omega$ Single–Ended	$R_{REF}$ = 475 $\Omega$ 1%, $I_{REF}$ = 2.32 mA	I <sub>OH</sub> = 6 * I <sub>REF</sub>	0.7 V @ 50	33 Ω 5%	50 Ω 5%
85 $\Omega$ Differential 43 $\Omega$ Single–Ended	$R_{REF}$ = 412 Ω, 1%, $I_{REF}$ = 2.67 mA	I <sub>OH</sub> = 6 * I <sub>REF</sub>	0.7V @ 43.2	27 Ω 5%	43 Ω 5%


#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NB3L208KMNG	QFN32 (Pb-Free)	74 Units / Rail
NB3L208KMNTXG	QFN32 (Pb-Free)	1000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


<sup>38.</sup> OE# pins are asynchronous asserted-low signals.

<sup>39.</sup> Each OE# pin controls two pair of DIF outputs.





#### **RECOMMENDED** SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and

# QFN32 5x5, 0.5P


**DATE 23 OCT 2013** 

#### NOTES:

- 1. DIMENSIONS AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN
- 0.15 AND 0.30MM FROM THE TERMINAL TIP.
  COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.80	1.00			
A1		0.05			
A3	0.20	REF			
b	0.18	0.30			
D	5.00 BSC				
D2	2.95	3.25			
E	5.00	BSC			
E2	2.95	3.25			
е	0.50	BSC			
K	0.20				
L	0.30	0.50			
L1		0.15			

### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code

= Assembly Location WL = Wafer Lot

= Year VV WW = Work Week = Pb-Free Package

(Note: Microdot may be in either loca-

\_tion) \*This information is generic. Please refer to device data sheet for actual part marking.

Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER	OO A ONIOCOOD	Electronic	versions	are	unc
* <b>!</b>	erence Manual, SOLDERRM/D.	ara			

DOCUMENT NUMBER: 98AON20032D		Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	QFN32 5x5 0.5P		PAGE 1 OF 1	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G
ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T
NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX
ZL40226LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG
MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG
NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG
HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK854BCPZ ADCLK905BCPZ-R2 ADCLK905BCPZ-R7
ADCLK905BCPZ-WP