

2.5 V/3.3 V 1:5 LVPECL Fanout Buffer

NB3L853141

Description

The NB3L853141 is a low skew 1:5 LVPECL Clock fanout buffer designed explicitly for low output skew applications.

The NB3L853141 features a multiplexed input which can be driven by either a differential or single-ended input to allow for the distribution of a lower speed clock along with the high speed system clock.

The SEL pin will select the differential clock inputs, CLK0 & $\overline{\text{CLK0}}$, when LOW (or left open and pulled LOW by the internal pull-down resistor). When SEL is HIGH, the single-ended CLK1 input is selected.

The common enable ($\overline{\text{EN}}$) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.

Features

- 700 MHz Maximum Clock Output Frequency
- CLK0 and $\overline{\text{CLK0}}$ can Accept Differential LVPECL, LVDS, HCSL, LVHSTL, SSTL, LVCMOS
- CLK1 can Accept LVCMOS and LVTTTL
- Five Differential LVPECL Clock Outputs
- 1.5 ns Maximum Propagation Delay
- Operating Range: $V_{CC} = 2.375 \text{ V to } 3.8 \text{ V}$
- LVCMOS Compatible Control Inputs
- Selectable Differential or LVCMOS Clock Inputs
- Synchronous Clock Enable
- 30 ps Max. Skew Between Outputs
- $-40^\circ\text{C to } +85^\circ\text{C}$ Ambient Operating Temperature Range
- TSSOP-20 Package
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant


Applications

- Computing and Telecom
- Routers, Servers and Switches
- Backplanes




ON Semiconductor®

www.onsemi.com



TSSOP-20
DT SUFFIX
CASE 948E

MARKING DIAGRAM



A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb-Free Package





Figure 1. Simplified Logic Diagram of NB3L853141

ORDERING INFORMATION

| Device | Package | Shipping† |
|-----------------|--------------------|--------------------|
| NB3L853141DTR2G | TSSOP-20 (Pb-Free) | 2500 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).

NB3L853141



Note: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. Pinout (Top View) and Logic Diagram

Table 1. FUNCTION TABLE

| CLK0 | CLK1 | SEL | EN | Q |
|------|------|-----|----|----|
| L | X | L | L | L |
| H | X | L | L | H |
| X | L | H | L | L |
| X | H | H | L | H |
| X | X | X | H | L* |

*On next negative transition of CLK0 or CLK1
X = Don't Care

Table 2. PIN DESCRIPTION

| Pin Number | Name | I/O | Open Default | Description |
|------------|------|------------------------|--------------|--|
| 1 | Q0 | LVPECL Output | | Non-Inverted Differential Clock Output |
| 2 | Q0 | LVPECL Output | | Inverted Differential Clock Output |
| 3 | Q1 | LVPECL Output | | Non-Inverted Differential Clock Output |
| 4 | Q1 | LVPECL Output | | Inverted Differential Clock Output |
| 5 | Q2 | LVPECL Output | | Non-Inverted Differential Clock Output |
| 6 | Q2 | LVPECL Output | | Inverted Differential Clock Output |
| 7 | Q3 | LVPECL Output | | Non-Inverted Differential Clock Output |
| 8 | Q3 | LVPECL Output | | Inverted Differential Clock Output |
| 9 | Q4 | LVPECL Output | | Non-Inverted Differential Clock Output |
| 10 | Q4 | LVPECL Output | | Inverted Differential Clock Output |
| 11 | VEE | Power | | Negative Supply Voltage |
| 12 | SEL | LVC MOS / LV TTL Input | Low | Clock Select Input. When HIGH, selects CLK1 input. When LOW, selects CLK0, CLK0 inputs. Internal Pull-down Resistor. |
| 13 | NC | | | No Connect |
| 14 | CLK0 | Multi-Level Input | High | Inverted Differential Clock Input. Internal Pull-up Resistor. |
| 15 | CLK0 | Multi-Level Input | Low | Non-Inverted Differential Clock Input. Internal Pull-down Resistor. |
| 16 | CLK1 | LVC MOS / LV TTL Input | Low | Single-ended Clock Input. Internal Pull-down Resistor. |
| 17 | NC | | | No Connect |
| 18 | VCC | Power | | Positive Supply Voltage |
| 19 | EN | LVC MOS / LV TTL Input | Low | Synchronous Clock Enable Input. When Low, outputs are enabled. When High, outputs are disabled Low. Internal Pull-down Resistor. |
| 20 | VCC | Power | | Positive Supply Voltage |

All VCC and VEE pins must be externally connected to a power supply to guarantee proper operation. Bypass each supply pin with 0.01 μF to GND.

NB3L853141

Table 3. ATTRIBUTES (Note 1)

| Characteristics | Value |
|--|---------------------------|
| ESD Protection Human Body Model Machine Model | > 2 kV > 200 V |
| R _{PU} – Pull-up Resistor | 50 kΩ |
| R _{PD} – Pull-down Resistor | 50 kΩ |
| Moisture Sensitivity (Note 1) TSSOP-20 | Level 1 |
| Flammability Rating Oxygen Index: 28 to 34 | UL*94 code V*0 @ 0.125 in |
| Transistor Count | 300 |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test | |

1. For additional information, see Application Note [AND8003/D](#).

Table 4. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
|------------------|--|------------------------|----------------------------------|-------------------------------|----------|
| V _{CC} | LVPECL Mode Power Supply | V _{EE} = 0 V | | 4.6 | V |
| V _I | LVPECL Mode Input Voltage | V _{EE} = 0 V | V _I ≤ V _{CC} | -0.5 to V _{CC} + 0.5 | V |
| I _{out} | Output Current | Continuous Surge | | 50 100 | mA mA |
| T _A | Operating Temperature Range | | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| θ _{JA} | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | TSSOP-20 TSSOP-20 | 140 50 | °C/W |
| θ _{JC} | Thermal Resistance (Junction-to-Case) | Standard Board | TSSOP-20 | 23 to 41 | °C/W |
| T _{sol} | Wave Solder | <2 to 3 sec @ 260°C | | 265 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

NB3L853141

Table 5. DC CHARACTERISTICS $V_{CC} = 2.375\text{ V to }3.8\text{ V}$; $V_{EE} = 0\text{ V}$ (Note 2); $T_A = -40^\circ\text{C to }+85^\circ\text{C}$

| Symbol | Characteristic | Min | Typ | Max | Unit |
|---|--|--------------|-----|------------------------------|---------------|
| POWER SUPPLY | | | | | |
| V_{CC} | Power Supply Voltage | 2.375 | | 3.8 | V |
| I_{EE} | Power Supply Current (Outputs Open) | | 40 | 55 | mA |
| LVPECL OUTPUTS (Note 3) | | | | | |
| V_{OH} | Output HIGH Voltage | $V_{CC}-1.4$ | | $V_{CC}-0.9$ | V |
| V_{OL} | Output LOW Voltage | $V_{CC}-2.0$ | | $V_{CC}-1.7$ | V |
| V_{SWING} | Output Voltage Swing, Peak-to-Peak | 0.6 | | 1.0 | V |
| DIFFERENTIAL INPUTS DRIVEN SINGLE-ENDED (Note 4) (Figures 3 and 4) | | | | | |
| V_{IH} | Single-ended Input HIGH Voltage | 0.5 | | $V_{CC}+0.3$ | V |
| V_{IL} | Single-ended Input LOW Voltage | -0.3 | | $V_{CC}-1.0$ | V |
| V_{th} | Input Threshold Reference Voltage Range (Note 5) | 0.35 | | $V_{CC}-0.85$ | V |
| V_{ISE} | Single-ended Input Voltage ($V_{IH} - V_{IL}$) | 0.3 | | V_{CC} | V |
| DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (see Figures 5 and 6) (Note 6) | | | | | |
| V_{IHD} | Differential Input HIGH Voltage | 0.5 | | $V_{CC}-0.85$ | mV |
| V_{ILD} | Differential Input LOW Voltage | 0 | | $V_{IHD}-150$ | mV |
| V_{ID} | Differential Input Voltage ($V_{IHD} - V_{ILD}$) | 0.15 | | 1.3 | V |
| V_{CMR} | Common Mode Input Voltage; (Note 7) | 0.5 | | $V_{CC}-0.85$ | |
| I_{IH} | Input HIGH Current $V_{CC} = V_{IN} = 3.8\text{ V}$ $\frac{CLK0}{CLK0}$ | | | 150 5 | μA |
| I_{IL} | Input LOW Current $V_{CC} = 3.8\text{ V}$, $V_{IN} = 0\text{ V}$ $\frac{CLK0}{CLK0}$ | -5 -150 | | | μA |
| SINGLE-ENDED INPUTS (SEL, EN, CLK1) | | | | | |
| V_{IH} | Input HIGH Voltage SEL, EN CLK1 | 2.0 2.0 | | $V_{CC}+0.3$ $V_{CC}+0.3$ | V |
| V_{IL} | Input LOW Voltage SEL, EN CLK1 | -0.3 -0.3 | | 0.8 $V_{CC} \times 0.35$ | V |
| I_{IH} | Input HIGH Current $V_{CC} = V_{IN} = 3.8\text{ V}$ CLK1, SEL, EN | | | 150 | μA |
| I_{IL} | CLK1, SEL, EN | -5 | | | μA |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm.

2. Input and Output parameters vary 1:1 with V_{CC} .
3. LVPECL outputs loaded with $50\ \Omega$ to $V_{CC} - 2\text{ V}$ for proper operation.
4. V_{th} , V_{IH} , V_{IL} , and V_{ISE} parameters must be complied with simultaneously.
5. V_{th} is applied to the complementary input when operating in single-ended mode.
6. V_{IHD} , V_{ILD} , V_{ID} and V_{CMR} parameters must be complied with simultaneously.
7. The common mode voltage is defined as V_{IH} .

NB3L853141

Table 6. AC CHARACTERISTICS, $V_{CC} = 2.375\text{ V to }3.8\text{ V}$, $T_A = -40^\circ\text{C to }+85^\circ\text{C}$ (Note 8)

| Symbol | Characteristic | Min | Typ | Max | Unit |
|--------------------------|---|------------|---|------------|------------|
| f_{MAX} | Maximum Input Clock Frequency: $V_{OUTpp} \geq 400\text{ mV}$ CLK0/ $\overline{\text{CLK0}}$, $V_{INPPmin} \geq 250\text{ mV}$ CLK1 | 700 300 | | | MHz |
| Φ_N | Phase Noise, $f_C = 155.52\text{ MHz}$ 10 Hz 100 Hz 1 kHz 10 kHz 100 kHz 1 MHz 10 MHz 20 MHz | | Offset from Carrier -100.5 -128.2 -138.6 -147.1 -149.7 -154.2 -154.2 | | dBc/ Hz |
| t_{PLH} , t_{PHL} | Propagation Delay to Differential Outputs, @ 50 MHz Note 9 Note 10 | 0.8 0.8 | 1.0 1.0 | 1.5 1.5 | ns |
| $t_{j\Phi N}$ | Additive Phase Jitter, RMS; $f_C = 155.52\text{ MHz}$, Integration Range: 12 kHz – 20 MHz | | 0.05 | | ps |
| $tsk(o)$ | Output-to-output skew; (Note 11) | | | 30 | ps |
| $tsk(pp)$ | Part-to-Part Skew; (Note 12) | | | 150 | ps |
| V_{INpp} | Input Voltage Swing/Sensitivity (Differential Configuration) (Note 14) | 150 | | 1300 | mV |
| t_r/t_f | Output rise and fall times, 20% to 80%, Q, \overline{Q} | 200 | | 700 | ps |
| ODC | Output Clock Duty Cycle Input Duty Cycle = 50% CLK0/ $\overline{\text{CLK0}}$, $f \leq 700\text{ MHz}$, $V_{INPPmin} \geq 250\text{ mV}$ CLK1, $f \leq 250\text{ MHz}$ | 45 45 | | 55 55 | % |

All parameters measured at f_{MAX} unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter

8. Measured using a $V_{INPPmin}$ source, Reference Duty Cycle = 50% duty cycle clock source. All output loading with external $50\ \Omega$ to $V_{CC} - 2\text{ V}$.

9. Measured from the differential input crossing point to the differential output crossing point.

10. Measured from $V_{CC}/2$ input crossing point to the differential output crossing point.

11. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

12. Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

13. Output voltage swing is a single-ended measurement operating in differential mode.

14. Input voltage swing is a single-ended measurement operating in differential mode.




Figure 2. Typical Phase Noise Plot at $f_{\text{carrier}} = 155.52 \text{ MHz}$ at an Operating Voltage of 3.3 V, Room Temperature

The above phase noise data was captured using Agilent E5052A/B. The data displays the input phase noise and output phase noise used to calculate the additive phase jitter at a specified integration range. The RMS Phase Jitter contributed by the device (integrated between 12 kHz and 20 MHz) is 40.3 fs.

The additive phase jitter performance of the fanout buffer is highly dependent on the phase noise of the input source.

To obtain the most accurate additive phase noise measurement, it is vital that the source phase noise be

notably lower than that of the DUT. If the phase noise of the source is greater than the device under test output, the source noise will dominate the additive phase jitter calculation and lead to an artificially low result for the additive phase noise measurement within the integration range. The Figure above is a good example of the NB3L853141 source generator phase noise having a significantly higher floor such that the DUT output results in an additive phase jitter of 40.3 fs.

$$\text{RMS additive jitter} = \sqrt{\text{RMS phase jitter of output}^2 - \text{RMS phase jitter of input}^2}$$

$$40.3 \text{ fs} = \sqrt{129.56 \text{ fs}^2 - 123.13 \text{ fs}^2}$$




Figure 3. Differential Input Driven Single-Ended




Figure 4. V_{th} Diagram




Figure 5. Differential Inputs Driven Differentially




Figure 6. Differential Inputs Driven Differentially




Figure 7. VCMR Diagram




Figure 8. AC Reference Measurement




Figure 9. SEL to Qx Timing Diagram

NB3L853141





Figure 10. Typical Termination for Output Driver and Device Evaluation
(See Application Note [AND8020/D](#) – Termination of ECL Logic Devices.)

MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS


ON Semiconductor®



TSSOP-20 WB
CASE 948E
ISSUE D

DATE 17 FEB 2016


SCALE 2:1




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


| DIM | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 6.40 | 6.60 | 0.252 | 0.260 |
| B | 4.30 | 4.50 | 0.169 | 0.177 |
| C | --- | 1.20 | --- | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC | | 0.026 BSC | |
| H | 0.27 | 0.37 | 0.011 | 0.015 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 BSC | | 0.252 BSC | |
| M | 0° | 8° | 0° | 8° |



SOLDERING FOOTPRINT



GENERIC MARKING DIAGRAM*



- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

| | | |
|------------------|-------------|--|
| DOCUMENT NUMBER: | 98ASH70169A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | TSSOP-20 WB | PAGE 1 OF 1 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT

North American Technical Support:
Voice Mail: 1 800-282-9855 Toll Free USA/Canada
Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Clock Buffer](#) category:

Click to view products by [ON Semiconductor](#) manufacturer:

Other Similar products are found below :

[MPC962309EJ-1H](#) [NB4N121KMNG](#) [IDT49FCT805ASO](#) [MK2308S-1HILF](#) [PL133-27GI-R](#) [NB3L02FCT2G](#) [NB3L03FCT2G](#)
[ZL40203LDG1](#) [ZL40200LDG1](#) [ZL40205LDG1](#) [9FG1200DF-1LF](#) [9FG1001BGLF](#) [ZL40202LDG1](#) [PI49FCT20802QE](#) [SL2305SC-1T](#)
[NB7L1008MNG](#) [NB7L14MN1G](#) [PI49FCT20807QE](#) [PI6C4931502-04LIEX](#) [ZL80002QAB1](#) [PI6C4931504-04LIEX](#) [PI6C10806BLEX](#)
[ZL40226LDG1](#) [8T73S208B-01NLGI](#) [SY75578LMG](#) [PI49FCT32805QEX](#) [PL133-27GC-R](#) [CDCV304PWG4](#) [MC10LVEP11DG](#)
[MC10EP11DTG](#) [MC100LVEP11DG](#) [MC100E111FNG](#) [MC100EP11DTG](#) [NB6N11SMNG](#) [NB7L14MMNG](#) [NB6L11MMNG](#)
[NB6L14MMNR2G](#) [NB6L611MNG](#) [PL123-02NGI-R](#) [NB3N111KMNR4G](#) [ADCLK944BCPZ-R7](#) [ZL40217LDG1](#) [NB7LQ572MNG](#)
[HMC940LC4BTR](#) [ADCLK946BCPZ-REEL7](#) [ADCLK946BCPZ](#) [ADCLK854BCPZ](#) [ADCLK905BCPZ-R2](#) [ADCLK905BCPZ-R7](#)
[ADCLK905BCPZ-WP](#)