3.3 V 200 MHz 1:2 LVCMOS/LVTTL Low Skew Fanout Buffer

Description

The NB3M8302C is 1:2 fanout buffer with LVCMOS/LVTTL input and output. The device supports the core supply voltage of 3.3 V (V_{DD} pin) and output supply voltage of 2.5 V or 3.3 V (V_{DDO} pin). The V_{DDO} pin powers the two single ended LVCMOS/LVTTL outputs.

The NB3M8302C is Form, Fit and Function (pin to pin) compatible to ICS8302 and ICS8302I. The NB3M8302C is qualified for industrial operating temperature range.

Features

- Input Clock Frequency up to 200 MHz
- Low Output to Output Skew: 25 ps typical
- Low Part to Part Skew: 250 ps typical
- Low Additive RMS Phase Jitter
- Input Clock Accepts LVCMOS/LVTTL Levels
- Operating Voltage:
 - Core Supply: $V_{DD} = 3.3 \text{ V} \pm 5\%$
 - Output Supply: $V_{DDO} = 3.3 \text{ V} \pm 5\% \text{ or } 2.5 \text{ V} \pm 5\%$
- Operating Temperature Range:
 - ◆ Industrial: -40°C to +85°C
- These Devices are Pb-Free and are RoHS Compliant




Figure 1. Block Diagram



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS*



SOIC-8 D SUFFIX CASE 751



A = Assembly Location

L = Wafer Lot Y = Year W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.




Figure 2. Pin Configuration (Top View)

Table 1. PIN DESCRIPTION

Pin Number	Name	Туре	Description
1, 6	VDDO	Output Power	Clock output Supply pin.
2	VDD	Input and Core Power	Input and Core Supply pin.
3	CLK	LVCMOS/LVTTL Input	Clock Input. Internally pull-down.
4, 7	GND	Ground	Supply Ground.
5	Q1	LVCMOS/LVTTL Output	LVCMOS/LVTTL Clock output.
8	Q0	LVCMOS/LVTTL Output	LVCMOS/LVTTL Clock output.

Table 2. MAXIMUM RATINGS

Symbol	Parameter	Condition	Min	Max	Unit
$V_{DD,} V_{DDO}$	Power Supply		_	4.6	V
VI	Input Voltage		-0.5	VDD + 0.5 V	V
T _{stg}	Storage Temperature		-65	+150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction to Ambient) SOIC-8	0 lfpm 500 lfpm		80 55	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction to Case) (Note 1)			12–17	°C/W
T _{sol}	Wave Solder	3 sec		265	°C
MSL	Moisture Sensitivity SOIC–8	Indefinite Time Out of Drypack (Note 2)	Level 1		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- JEDEC standard multilayer board 2S2P (2 signal, 2 power)
 For additional information, see Application Note AND8003/D.

Table 3. DC OPERATING CHARACTERISTICS

 $(V_{DD} = V_{DDO} = 3.3 \text{ V} \pm 5\%, \ V_{DD} = 3.3 \text{ V} \pm 5\%, \ V_{DDO} = 2.5 \text{ V} \pm 5\%; \ T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$

Symbol	Parameter	Condition	Min	Тур	Max	Unit
R _{IN}	Input Pull-down Resistor (CLK Pin)			51		kΩ
C _{IN}	Input Capacitance			4		pF
R _{OUT}	Output Impedance (Note 3)		5	7	12	Ω
C _{PD}	Power Dissipation Capacitance (per output)	V _{DD} = V _{DDO} = 3.465 V		22		pF
		V _{DD} = 3.465 V, V _{DDO} = 2.625 V		16		
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
I _{IH}	Input High Current	$V_{IN} = V_{DD} = 3.465 \text{ V}$			150	μΑ
I _{IL}	Input Low Current	V _{DD} 3.465 V, V _{IN} = 0.0 V	-0.5			μΑ

^{3.} Outputs terminated with 50 Ω to $\mbox{V}_{\mbox{DDO}}\mbox{/2}.$ See Figure 4 for supply considerations.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 4. DC OPERATING CHARACTERISTICS ($T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$)

Symbol	Parameter	Condition	Min	Max	Unit
/ _{DD} = 3.3 V	/±5%, V _{DDO} = 2.5 V±5%		•		
V_{DDO}	Output Supply Voltage		2.375	2.625	V
V _{OH}	Output HIGH Voltage	I _{OH} = −16 mA	2.1		V
		I _{OH} = -100 μA	2.2	1	
		50 Ω to V _{DDO} /2	1.8	1	
V _{OL}	Output LOW Voltage	I _{OL} = 16 mA		0.15	V
		I _{OL} = 100 μA		0.2	1
		50 Ω to V _{DDO} /2		0.5	1
/ _{DD} = V _{DD}	_O = 3.3 V±5%		-		
V_{DDO}	Output Supply Voltage		3.135	3.465	V
V _{OH}	Output HIGH Voltage	I _{OH} = −16 mA	2.9		V
		I _{OH} = -100 μA	2.9	1	
		50 Ω to V _{DDO} /2	2.6	1	
V _{OL}	Output LOW Voltage	I _{OL} = 16 mA		0.15	V
		I _{OL} = 100 μA		0.2	1
		50 Ω to V _{DDO} /2		0.5	1

Table 5. DC OPERATING CHARACTERISTICS ($T_A = -40^{\circ}\text{C}$ to +85°C; $V_{DD} = V_{DDO} = 3.3 \text{ V} \pm 5\%$, $V_{DD} = 3.3 \text{ V} \pm 5\%$, $V_{DDO} = 2.5 \text{ V} \pm 5\%$)

Symbol	Parameter	Condition	Min	Max	Unit
I _{DD}	Quiescent Power Supply Current	No Load		13	mA
I _{DDO}	Quiescent Power Supply Current	No Load		4	mA
V _{IH}	Input HIGH Voltage		2	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		-0.3	1.3	V

Table 6. AC CHARACTERISTICS (Note 4)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
T _A = -40°C	to +85°C; V _{DD} = V _{DDO} = 3.3 V±5%					
F _{IN}	Input Frequency				200	MHz
t _{PLH}	Propagation Delay (Note 5)	Fin = 200 MHz	1.9		3.1	ns
t _{SKEW}	Output to Output Skew(Note 6)			25	85	ps
	Part to Part Skew (Note 6)			250	800	
t _{SKEWDC}	Output Duty Cycle (see Figure 3)	Fin ≤ 133 MHz	45		55	%
		133 MHz < Fin < 200 MHz	40		60	
tr/tf	Output rise and fall times (Note 7)	20% to 80%, RS = 33 Ω	250		800	ps
T _A = -40°C	to +85°C; V _{DD} = 3.3 V±5%, V _{DDO} = 2.5 V±5%					
F _{IN}	Input Frequency				200	MHz
t _{PLH}	Propagation Delay (Note 5)	Fin = 200 MHz	2.0		3.3	ns
t _{SKEW}	Output to Output Skew(Note 6)			25	85	ps
	Part to Part Skew (Note 6)			250	800	
t _{SKEWDC}	Output Duty Cycle (see Figure 3)	Fin ≤ 133 MHz	45		55	%
		133 MHz < Fin < 200 MHz	40		60	

- Clock input with 50% duty cycle. Outputs terminated with 50 Ω to V_{DDO}/2. See Figures 3 and 4.

Output rise and fall times (Note 7)

- Measured from V_{DD}/2 of the input to V_{DDO}/2 of the output.
 Similar input conditions and the same supply voltages. Measured at V_{DDO} /2. See Figures 3 and 4.
- 7. RS is Series Resistance at the clock outputs.

tr/tf

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

20% to 80%, RS = 33 Ω

200

650

ps





Figure 3. AC Reference Measurement



Spec Condition:	TEST SETUP V _{DD} :	TEST SETUP V _{DDO} :	TEST SETUP DUT GND:
$V_{DD} = V_{DDO} = 3.3 \text{ V} \pm 5\%$	1.65 V ±5%	1.65 V ±5%	−1.65 V ±5%
$V_{DD} = 3.3 \text{ V} \pm 5\%;$ $V_{DDO} = 2.5 \text{ V} \pm 5\%$	2.05 V ±5%	1.25 V ±5%	−1.25 V ±5%

Figure 4. Output Driver Typical Device Evaluation and Termination Setup

ORDERING INFORMATION

Device	Package	Shipping [†]
NB3M8302CDG	SOIC-8 (Pb-Free)	98 Units / Rail
NB3M8302CDR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



SOIC-8 NB CASE 751-07 **ISSUE AK**

DATE 16 FEB 2011



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	1.27 BSC		0.050 BSC	
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location

= Wafer Lot = Year = Work Week

= Pb-Free Package



XXXXXX = Specific Device Code = Assembly Location Α

= Year ww = Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB CASE 751-07 ISSUE AK

DATE 16 FEB 2011

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1 STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. PINS 2	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1 STYLE 7: PIN 1. IMPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2	3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE 2. SOURCE
PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND	PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2	PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE 2. SOURCE
PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND	PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2	PIN 1. SOURCE 2. SOURCE
6. BIAS 2 7. INPUT 8. GROUND	5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		
	PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN 8. N-DRAIN 8. N-DRAIN 8. N-DRAIN 8. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE 8. CATHODE 8. CATHODE 8. CATHODE 8. CATHODE 9. COMMON CATHODE/VCC 9. COMMON CATHODE/VCC 1. I/O LINE 1 2. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 5 8. COMMON ANODE/GND 8. COMMON ANODE/GND 8. COMMON ANODE/GND 8. COMMON ANODE/GND 8. I/O LINE 5 8. COMMON ANODE/GND 8. SOURCE 9. II. ILIMIT 9. SOURCE 1. SOURCE 1. SOURCE 1. SOURCE 2. SOURCE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2	PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN 8. N-DRAIN 8. N-DRAIN 8. N-DRAIN 7. CATHODE, COMMON 8. N-DRAIN 8. CATHODE, COMMON 8. CATHODE 9IN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 4. GATE 2 5. DRAIN 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1 8. CATHODE 8. CATHODE 8. MIRROR 1 9IN 1. LINE 1 IN 2. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 8. LINE 1 OUT STYLE 26: PIN 1. GND 1. LINE 1 OUT STYLE 26: PIN 1. GND 2. dw/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 6. SOURCE 7. SOURCE 8. VCC STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2

DOCUMENT NUMBER:	98ASB42564B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G
ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T
NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX
ZL40226LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG
MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG
NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG
HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK854BCPZ ADCLK905BCPZ-R2 ADCLK905BCPZ-R7
ADCLK905BCPZ-WP