3.3V Differential 1:21 Fanout Clock and Data Driver with HCSL Outputs

Description

The NB3N121K is a differential 1:21 Clock and Data fanout buffer with High-speed Current Steering Logic (HCSL) outputs optimized for ultra low propagation delay variation. The NB3N121K is designed with HCSL PCI Express clock distribution and FBDIMM applications in mind.

Inputs can directly accept differential LVPECL, HCSL, and LVDS signals per Figures 7, 8, and 9. Single ended LVPECL, HCSL, LVCMOS, or LVTTL levels are accepted with a proper external V_{th} reference supply per Figures 4 and 10. Input pins incorporate separate internal 50 Ω termination resistors allowing additional single ended system interconnect flexibility.

Output drive current is set by connecting a 475 Ω resistor from IREF (Pin 1) to GND per Figure 6. Outputs can also interface to LVDS receivers when terminated per Figure 11.

The NB3N121K specifically guarantees low output-to-output skew. Optimal design, layout, and processing minimize skew within a device and from device to device. System designers can take advantage of the NB3N121K's performance to distribute low skew clocks across the backplane or the motherboard.

Features

- Typical Input Clock Frequency 100, 133, 166, 200, 266, 333 and 400 MHz
- 340 ps Typical Rise and Fall Times
- 800 ps Typical Propagation Delay
- 100 ps Max Within Device Skew
- 150 ps Max Device-to-Device Skew
- Δtpd 100 ps Maximum Propagation Delay Variation Per Each Differential Pair
- 0.1 ps Typical RMS Additive Phase Jitter
- LVDS Output Levels Optional with Interface Termination
- Operating Range: $V_{CC} = 3.0 \text{ V}$ to 3.6 V with GND = 0 V
- Typical HCSL Output Level (700 mV Peak-to-Peak)
- These are Pb-Free Devices

Applications

- Clock Distribution
- PCIe I, II, III
- Networking
- High End Computing
- Routers

End Products

- Servers
- FBDIMM Memory Card




ON Semiconductor®

http://onsemi.com



QFN-52 MN SUFFIX CASE 485M

MARKING DIAGRAM*



A = Assembly Site

WL = Wafer Lot

YY = Year

WW = Work Week

G = Pb-Free Package

*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Simplified Logic Diagram

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.




Table 1. PIN DESCRIPTION

| Pin | Name | I/O | Description |
|---|-----------------|--|---|
| 1 | IREF | Output | Use the IREF pin to set the output drive. Connect a 475 Ω RREF resistor from the IREF pin to GND to produce 2.63 mA of IREF current. A current mirror multiplies IREF by a factor of 5.4 to force 14.2 mA through a 50 Ω output load. See Figures 6 and 12. Minimize capacitance. |
| 2 | GND | - | Supply Ground. GND pin must be externally connected to power supply to guarantee proper operation. |
| 3, 6 | VTCLK, VTCLK | - | Internal 50 Ω Termination Resistor connection Pins. In the differential configuration when the input termination pins are connected to the common termination voltage, and if no signal is applied then the device may be susceptible to self–oscillation. |
| 4 | CLK | LVPECL, HCSL, LVCMOS or LVTTL Input | Clock (TRUE) Input |
| 5 | CLK | LVPECL, HCSL, LVCMOS or LVTTL Input | Clock (INVERT) Input |
| 7, 26, 39, 52 | VCC | - | Positive Supply pins. VCC pins must be externally connected to a power supply to guarantee proper operation. |
| 8, 10, 12, 14, 16, 18, 20, 22, 24, 27, 29, 31, 33, 35, 37, 40,42, 44, 46, 48, 50 | Q[20-0] | HCSL or LVDS (Note 1) Output | Output (INVERT) (Note 1) |
| 9, 11, 13, 15, 17, 19, 21, 23, 25, 28, 30, 32, 34, 36, 38, 41, 43, 45, 47, 49, 51 | Q[20-0] | HCSL or LVDS (Note 1) Output | Output (TRUE) (Note 1) |
| Exposed Pad | EP | GND | Exposed Pad. The thermally exposed pad (EP) on package bottom (see case drawing) must be attached to a sufficient heat-sinking conduit for proper thermal operation. The pad is electrically connected ot GND and must be connected to GND on the PC board. |

^{1.} Outputs can also interface to LVDS receiver when terminated per Figure 11.

Table 2. ATTRIBUTES

| Characteri | Value | | | |
|--|-----------------------------------|----------------------|--|--|
| ESD Protection | Human Body Model Machine Model | >2 kV 200 V | | |
| Moisture Sensitivity (Note 2) | QFN-52 | Level 1 | | |
| Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in | | |
| Transistor Count | 409 | | | |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test | | | | |

^{2.} For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS (Note 3)

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
|------------------|---|---------------------|------------------|--------------------------------|--------------|
| V _{CC} | Positive Power Supply | GND = 0 V | | 4.6 | V |
| VI | Positive Input | GND = 0 V | | $GND - 0.3 \le V_I \le V_{CC}$ | ٧ |
| l _{OUT} | Output Current | Continuous Surge | | 50 100 | mA mA |
| T _A | Operating Temperature Range | QFN-52 | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) (Note 3) | 0 lfpm 500 lfpm | QFN-52 QFN-52 | 25 19.6 | °C/W °C/W |
| θ_{JC} | Thermal Resistance (Junction-to-Case) | 2S2P (Note 4) | QFN-52 | 21 | °C/W |
| T _{sol} | Wave Solder Pb-Free | | | 265 | °C |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

3. JEDEC standard 51–6, multilayer board – 2S2P (2 signal, 2 power).

4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS ($V_{CC} = 3.0 \text{ V}$ to 3.6 V, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ Note 5)

| Symbol | Characteristic | Min | Тур | Max | Unit | | |
|-------------------------|---|-----------------------|------|------------------------|------|--|--|
| I _{GND} | GND Supply Current (All Outputs Loaded) | | 120 | 150 | mA | | |
| Icc | Power Supply Current (All Outputs Loaded) | | 440 | 500 | mA | | |
| I _{IH} | Input HIGH Current | | 2.0 | 150 | μΑ | | |
| I _{IL} | Input LOW Current | -150 | -2.0 | | μΑ | | |
| R _{TIN} | Internal Input Termination Resistor | 45 | 50 | 55 | Ω | | |
| DIFFERE | NTIAL INPUT DRIVEN SINGLE - ENDED (See Figures 4 and 5) | | | | | | |
| V_{th} | Input Threshold Reference Voltage Range (Note 6) | 350 | | V _{CC} - 1000 | mV | | |
| V _{IH} | Single-Ended Input HIGH Voltage | V _{th} + 150 | | V_{CC} | mV | | |
| V _{IL} | Single-Ended Input LOW Voltage | GND | | V _{th} – 150 | mV | | |
| DIFFERE | NTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 7, 8 and 9) | | | | | | |
| V_{IHD} | Differential Input HIGH Voltage | 425 | | V _{CC} – 850 | mV | | |
| V_{ILD} | Differential Input LOW Voltage | GND | | V _{CC} – 1000 | mV | | |
| V_{ID} | Differential Input Voltage (V _{IHD} - V _{ILD}) | 150 | | V _{CC} – 850 | mV | | |
| V_{CMR} | Input Common Mode Range | 350 | | V _{CC} – 1000 | mV | | |
| HCSL OUTPUTS (Figure 4) | | | | | | | |
| V _{OH} | Output HIGH Voltage | 600 | 740 | 900 | mV | | |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

-150

150

- 5. Measurements taken with with outputs loaded 50 Ω to GND. Connect a 475 Ω resister from IREF (Pin 1) to GND. See Figure 6.
- 6. V_{th} is applied to the complementary input when operating in single ended mode per Figure 4.

 V_{OL}

Output LOW Voltage

Table 5. AC CHARACTERISTICS V_{CC} = 3.0 V to 3.6 V, GND = 0 V; -40°C to +85°C (Note 7)

| Symbol | Characteristic | | | Max | Unit |
|--|---|-----|-----|--------------------------|------|
| V _{OUTPP} | Output Voltage Amplitude (@ V _{INPPmin}) f _{in} ≤ 400 MHz | | 725 | 1000 | mV |
| t _{PLH} , t _{PHL} | Propagation Delay (See Figure 3a) CLK/CLK to Qx/Qx | 550 | 800 | 950 | ps |
| $\Delta t_{PLH}, \ \Delta t_{PHL}$ | Propagation Delay Variations Per Each Diff Pair (Note 8) (See Figure 3a) CLK/CLK to Qx/Qx | | | 100 | ps |
| t _{SKEW} | Duty Cycle Skew (Note 9) Within -Device Skew Device to Device Skew (Note 10) | | | 20 100 150 | ps |
| ţııт | Additive RMS Phase Jitter (Note 11) F _{in} = 100 MHz | | 0.1 | | ps |
| V _{INPP} | Input Voltage Swing/Sensitivity (Differential Configuration) | 150 | | V _{CC} - 850 | mV |
| V _{CROSS} | Absolute Crossing Magnitude Voltage (See Figure 3c) | 250 | | 550 | mV |
| ΔV_{CROSS} | Variation in Magnitude of V _{CROSS} (See Figure 3c) | | | 150 | mV |
| t _r , t _f | Absolute Magnitude in Output Risetime and Falltime (from 175 mV to 525 mV) (See Figure 3b) Qx, Qx | 100 | 340 | 700 | ps |
| Δtr, Δtf | Variation in Magnitude of Risetime and Falltime (Single-Ended) (See Figure 3b) Qx, Qx | | | 125 | ps |


NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

^{7.} Measured by forcing V_{INPP} (MIN) from a 50% duty cycle clock source. Connect a 475 Ω resister from IREF (Pin 1) to GND. All outputs loaded 50 Ω to GND per Figure 6.

^{8.} Measured from the input pair crosspoint to each single output pair crosspoint across temp and voltage ranges per Figure 3.
9. Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw- and Tpw+.

^{10.} Skew is measured between outputs under identical conditions @ 50 MHz.

^{11.} Phase noise integrated from 12 kHz to 20 MHz



(a) Propagation Delay and Propagation Delay Variation

(b) tr, tf and Δ tr, Δ tf




Figure 3. AC Reference Measurement




Figure 4. Single-Ended Interconnect V_{th}
Reference Voltage





Figure 5. V_{th} Diagram



- **A**. Connect 475 Ω resistor RREF from IREF pin to GND.
- **B**. R_{S1} , R_{S2} : 0 Ω for Test and Evaluation. Select to Minimizing Ringing.
- C. C_{L1}, C_{L2}: Receiver Input Simulation (for test only not added to application circuit.
- ${f D}.$ $R_{L1},$ R_{L2} Termination and Load Resistors Located at Receiver Inputs.

Figure 6. Typical Termination Configuration for Output Driver and Device Evaluation









Figure 7. LVPECL Interface



*RTIN, Internal Input Termination Resistor

Figure 8. LVDS Interface





*RTIN, Internal Input Termination Resistor

*RTIN, Internal Input Termination Resistor

Figure 9. Standard 50 Ω Load HCSL Interface

Figure 10. LVCMOS/LVTTL Interface




Figure 11. HCSL Interface Termination to LVDS





Figure 12. Simplified HCSL Output Structure

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|---------------|---------------------|-----------------------|
| NB3N121KMNG | QFN-52 (Pb-Free) | 260 Units / Tray |
| NB3N121KMNR2G | QFN-52 (Pb-Free) | 2000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




DATE 16 FEB 2010

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS
 DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.


| | MILLIMETERS | | |
|-----|-------------|------|--|
| DIM | MIN | MAX | |
| Α | 0.80 | 1.00 | |
| A1 | 0.00 | 0.05 | |
| A2 | 0.60 | 0.80 | |
| A3 | 0.20 | REF | |
| b | 0.18 | 0.30 | |
| D | 8.00 BSC | | |
| D2 | 6.50 | 6.80 | |
| Е | 8.00 | BSC | |
| E2 | 6.50 6.80 | | |
| е | 0.50 BSC | | |
| K | 0.20 | | |
| L | 0.30 0.50 | | |

GENERIC MARKING DIAGRAM



XXXXXXXXX = Device Code = Assembly Site WL = Wafer Lot YY = Year WW = Work Week G = Pb-Free Package

RECOMMENDED SOLDERING FOOTPRINT



| DOCUMENT NUMBER: | 98AON12057D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-----------------------|---|-------------|--|
| DESCRIPTION: | 52 PIN QFN, 8X8, 0.5P | | PAGE 1 OF 1 | |

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any product prevent. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer specimications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

ON Semiconductor Website: www.onsemi.com

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com **TECHNICAL SUPPORT**

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G
ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T
NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX
ZL40226LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG
MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG
NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG
HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK854BCPZ ADCLK905BCPZ-R2 ADCLK905BCPZ-R7
ADCLK905BCPZ-WP