# **3.3 V 12.288 MHz Audio** Oversampling Clock Generator for USB Applications

# NB3N3010B

#### Description

The NB3N3010B is a precision, low noise clock multiplier that generates an output frequency of 12.288 MHz. This is accomplished by using Frequency–Locked–Loop (FLL) techniques where a 4 kHz reference input is multiplied by 3072, or an 8 kHz input by 1536. The frequency multiplier is selected by the S0 pin.

The two LVCMOS output drivers are disabled to a logic Low with the ENABLEn pin set HIGH. The NB3N3010B operates from a single +3.3 V supply, and is available in the SOIC-8 pin package. The operating temperature range is from 0°C to  $+85^{\circ}$ C.

The NB3N3010B device provides the optimum combination of low cost, flexibility, and high performance. This makes it ideal for applications such as oversampling A-to-D and D-to-A converters from a low reference frequency, such as a USB start-of-frame (SOF) pulse.

#### Features

- Accepts 8 kHz or 4 kHz Reference Input Derived from USB Start-of-Frame
- Generates 12.288 MHz Frequency-Locked to the Reference
- Fully Integrated Frequency-Lock-Loop with Internal Loop Filter
- Low Skew Dual LVCMOS Outputs
- Very Low Phase Noise Preserves Codec Noise Floor
- Internal Voltage Regulator
- Supply Voltage Required: +3.3 V ±5%
- Temperature Range: 0°C to +85°C
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



## **ON Semiconductor®**

www.onsemi.com



SOIC-8 D SUFFIX CASE 751

#### MARKING DIAGRAM\*



A = Assembly Location


- L = Wafer Lot
- Y = Year
- W = Work Week
- = Pb–Free Package

(Note: Microdot may be in either location) \*For additional marking information, refer to Application Note <u>AND8002/D</u>.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB3N3010BDR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.








Figure 2. Pinout SOIC-8 (Top View)

#### Table 1. PIN DESCRIPTION

Pin	Symbol	I/O	Description
1	ENABLEn	LVTTL/ LVCMOS Input	Low active Output Enable; Defaults HIGH when left open; Internal pull-up resistor to $V_{\mbox{DD}}.$
2	S0	LVTTL/ LVCMOS Input	Frequency Select Input. See input frequency select Table 2 for details. Defaults HIGH when left open. Internal pull-up resistor to $V_{\mbox{DD}}.$
3	REF	Input	Reference Clock input
4	GND	Power Supply	Negative Supply Voltage; Ground 0 V. This pin provides GND return path to the VDD supply.
5	CFILT	Analog	Connection for external filter capacitor for internal +1.8 V regulator; see Figure 4.
6	CLKA	LVCMOS Output	Clock output, copy A (12.288 MHz)
7	CLKB	LVCMOS Output	Clock output, copy B (12.288 MHz)
8	VDD	Power Supply	Positive Supply Voltage, +3.3 V ±5%

#### **Table 2. ATTRIBUTES**

Characteristic	Value
ESD Protection Human Body Model Machine Model	> 4 kV 400 V
R <sub>PU</sub> – ENABLEn Input Pull–up Resistor R <sub>PU</sub> – SO Input Pull–up Resistor	48 kΩ 48 kΩ
Moisture Sensitivity (Note 1) Pb-Free	Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count	12039
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, see Application Note AND8003/D.

#### Table 3. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>DD</sub>	Positive Power Supply	GND = 0 V		4.6	V
VI	Input Voltage (VIN)	GND = 0 V		–0.3 V to V <sub>DD</sub> + 0.3 V	V
T <sub>A</sub>	Operating Temperature Range			0 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-40 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8 SOIC-8	190 130	°C/W °C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	(Note 2)	SOIC-8	41 to 44	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 2. JEDEC standard multilayer board – 2S2P (2 signal, 2 power).

#### Table 4. DC CHARACTERISTICS V\_DD = 3.3 V $\pm 5\%,$ GND = 0 V, T\_A = 0°C to +85°C, Note 3.

Symbol	Characteristic	Min	Тур	Max	Unit
V <sub>DD</sub>	Power Supply Voltage	3.13	3.3	3.47	V
IDDOEL	Power Supply Current (operating, i.e. ENABLEn is LOW) Outputs Unloaded		21	35	mA
IDDOEH	Power Supply Current (standby, i.e. ENABLEn is HIGH)		415	600	uA
V <sub>IH</sub>	Input HIGH Voltage (REF, ENABLEn, S0)	2.0		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage (REF, ENABLEn, S0)	GND – 0.3		0.8	V
V <sub>OH</sub>	Output HIGH Voltage (CLKA, CLKB) , I <sub>OH</sub> = -12 mA	2.4			V
V <sub>OL</sub>	Output LOW Voltage (CLKA, CLKB), I <sub>OL</sub> = 12 mA			0.4	V

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

3. C<sub>FILT</sub> capacitor must be installed; see Figure 4.

Symbol	Characteristic		Min	Тур	Max	Unit
f <sub>out</sub>	Output Clock Frequency: CLKA & CLKB f <sub>OUT</sub> = 8 kHz x 1536 f <sub>OUT</sub> = 4 kHz x 3072	S0 = 1 S0 = 0	12.25728 12.25728	12.288 12.288	12.31872 12.31872	MHz
f <sub>REF</sub>	Reference Input Frequency	S0 = 1 S0 = 0	7.98 3.99	8 4	8.02 4.01	kHz
t <sub>jit(per)-ref</sub>	Reference Input Period Jitter (pk-pk)				250	ns
t <sub>REFH</sub>	Reference Input Pulse Width (high)	S0 = 1 S0 = 0	33 33		68000 136000	ns
t <sub>CLKH</sub>	CLKA, CLKB output width, high		13			ns
t <sub>CLKL</sub>	CLKA, CLKB output width, low		13			ns
t <sub>r</sub>	CLKA, CLKB rise time 10% – 90%				4	ns
t <sub>f</sub>	CLKA, CLKB fall time 90% - 10%				4	ns
t <sub>jit(per)</sub>	CLKA, CLKB period jitter (over 10k cycles)	peak-to-peak RMS			250 20	ps
t <sub>jit(cc)</sub>	CLK_A, CLKB cycle-to-cycle jitter (1k cycles)	peak-to-peak RMS			300 35	ps
t <sub>sk(LH)</sub>	CLKA to CLKB output skew (low-to-high transitions)				700	ps
t <sub>sk(HL)</sub>	CLKA to CLKB output skew (high-to-low transitions)				700	ps
	Power Valid to ENABLEn				10	ms
	ENABLEn to CLKA/CLKB			50	100	ms

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.
Outputs loaded with 15 pF max to ground. C<sub>FILT</sub> capacitor must be installed; see Figure 4.
Maximum time required after power is applied to the MCLK FLL until it is ready to accept ENABLEn active.

#### **APPLICATION INFORMATION**

Figure 1 shows the simplified block diagram of the NB3N3010B device.

The primary function of the NB3N3010B is to accept a selectable 4 kHz or 8 kHz input reference clock, REF, and then multiply it to 12.288 MHz output frequency.

#### Frequency Select – SO

Either of two expected input REF frequencies, 4 kHz or 8 kHz, will be multiplied by the FLL to achieve 12.288 MHz at the low-skew CLKA and CLKB outputs by selecting the S0 pin; see Table 6.

The pulse high time  $(T_{\rm HI})$  of the input reference signal may vary widely depending on the application. See AC specifications for details.

#### Output Enable – ENABLEn

A Low active output enable input pin, ENABLEn, is provided. When the ENABLEn input is High inactive, both clock outputs are driven to a logic Low.

The NB3N3010B implements a delay, specified as ENABLEn to Output Delay in the AC Specifications, from the assertion of ENABLEn to the first rising edges on the clock outputs. This delay insures that CLKA and CLKB output pulses are within specification before the output drivers are enabled. When ENABLEn transitions from Low to High (de-asserts), the current cycle of the clock outputs completes normally then the outputs will be held Low. The ENABLEn signal is asynchronous to either the REF input or CLK\_x outputs.


Table 6. INPUT FREQUENCY SELECT AND OUTPUT ENABLE FUNCTION	NS

ENABLEn*	S0*	f <sub>REF</sub>	FLL Multiplier	CLKA & CLKB Frequency
0	L	4 kHz	3072	12.288 MHz
0	Н	8 kHz	1536	12.288 MHz
1	х	х	х	Disabled Low


\*Defaults High when left open.

#### **Typical Power On Sequence**

- 1. Power On
- 2. Reference Clock present; must be switching before ENABLEn goes High.
- 3. Output Enable, ENABLEn, High-to-Low



#### CFILT for 1.8 V Regulator



A low noise 1.8 V LDO/Regulator is integrated to provide a clean supply for the CLKA/CLKB output buffers. The LDO requires a decoupling capacitor in the range of 220 nF to 270 nF for compensation and high frequency PSR, and should be located near the device. The purpose of this design technique is to isolate the high switching noise of the digital outputs from the relatively sensitive internal analog phase–locked loop.






Figure 7. Test Circuit





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### STYLES ON PAGE 2

DOCUMENT NUMBER:	DCUMENT NUMBER:     98ASB42564B     Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION: SOIC-8 NB			PAGE 1 OF 2				
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and I are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION: SOIC-8 NB PAGE 2 C		PAGE 2 OF 2			
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Generators & Support Products category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

CV183-2TPAG 950810CGLF 9DBV0741AKILF 9VRS4420DKLF CY25404ZXI226 CY25422SXI-004 MPC9893AE NB3H5150-01MNTXG PL602-20-K52TC PI6LC48P0101LIE 82P33814ANLG 840021AGLF ZL30244LFG7 PI6LC48C21LE ZL30245LFG7 PI6LC48P0405LIE PI6LC48P03LE MAX24505EXG+ ZL30163GDG2 5L1503L-000NVGI8 ZL30673LFG7 MAX24188ETK2 ZL30152GGG2 5L1503-000NVGI8 PI6C557-01BZHIEX PI6LC48C21LIE CY2542QC002 5P35023-106NLGI 5X1503L-000NLGI8 ZL30121GGG2V2 ZL30282LDG1 ZL30102QDG1 ZL30159GGG2 DS1070K ZL30145GGG2 ZL30312GKG2 MAX24405EXG2 ZL30237GGG2 SY100EL34LZG 9FGV1002BQ506LTGI AD9518-4ABCPZ MX852BB0030 PI6LC4840ZHE AD9516-0BCPZ-REEL7 AD9574BCPZ-REEL7 PL602-21TC-R ZL30105QDG1 ZL30100QDG1 ZL30142GGG2 ZL30250LDG1