# Clock / Data Fanout Buffer, 3.3 V 1:4, with CMOS Outputs

# Description

The NB3N551 is a low skew 1-to 4 clock fanout buffer, designed for clock distribution in mind. The NB3N551 specifically guarantees low output-to-output skew. Optimal design, layout and processing minimize skew within a device and from device to device.

The output enable (OE) pin three-states the outputs when low.

## Features

- Input/Output Clock Frequency up to 180 MHz
- Low Skew Outputs (50 ps typical)
- RMS Phase Jitter (12 kHz 20 MHz): 43 fs (Typical)
- Output goes to Three-State Mode via OE
- Operating Range:  $V_{DD} = 3.0 \text{ V}$  to 5.5 V
- Ideal for Networking Clocks
- Packaged in 8-pin SOIC
- Industrial Temperature Range
- These are Pb-Free Devices





Figure 1. Block Diagram




# **ON Semiconductor®**

http://onsemi.com



\*For additional marking information, refer to Application Note AND8002/D.

#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB3N551DG	SOIC-8 (Pb-Free)	98 Units/Rail
NB3N551DR2G	SOIC-8 (Pb-Free)	2500/Tape & Reel
NB3N551MNR4G	DFN-8 (Pb-Free)	1000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# Table 1. OE, OUTPUT ENABLE FUNCTION

OE	Function
0	Disable
1	Enable

# Table 2. PIN DESCRIPTION

Pin #	Name	Туре	Description
1	I <sub>CLK</sub>	(LV)CMOS/(LV)TTL Input	Clock Input. Internal pull-up resistor.
2	Q1	(LV)CMOS/(LV)TTL Output	Clock Output 1
3	Q2	(LV)CMOS/(LV)TTL Output	Clock Output 2
4	Q3	(LV)CMOS/(LV)TTL Output	Clock Output 3
5	Q4	(LV)CMOS/(LV)TTL Output	Clock Output 4
6	GND	Power	Negative supply voltage; Connect to ground, 0 V
7	V <sub>DD</sub>	Power	Positive supply voltage (3.0 V to 5.5 V)
8	OE	(LV)CMOS/(LV)TTL Input	Output Enable for the clock outputs. Outputs are enabled when HIGH or when left open; OE pin has internal pull-up resistor. Three-states outputs when LOW.
-	EP	Thermal Exposed Pad	(DFN8 only) Thermal exposed pad must be connected to a sufficient thermal conduit. Electrically connect to the most negative supply (GND) or leave unconnected, floating open.

# **Table 3. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V <sub>DD</sub>	Positive Power Supply	GND = 0 V	_	7.0	V
V <sub>I</sub> /V <sub>O</sub>	Input/Output Voltage	t ≤ 1.5 ns	_	$GND{-}1.5 \leq V_I/V_O \leq V_{DD}{+}1.5$	V
T <sub>A</sub>	Operating Temperature Range, Industrial	_	_	≥ -40 to ≤ +85	°C
T <sub>stg</sub>	Storage Temperature Range	_	_	-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8	190 130	°C/W °C/W
θJC	Thermal Resistance (Junction-to-Case)	(Note 1)	SOIC-8	41 to 44	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	DFN8 DFN8	129 84	°C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	(Note 1)	DFN8	35 to 40	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. JEDEC standard multilayer board – 2S2P (2 signal, 2 power)

## **Table 4. ATTRIBUTES**

Charac	Value	
ESD Protection	Human Body Model Machine Model	> 4 kV > 200 V
Moisture Sensitivity, Indefinite Tir	Level 1	
Flammability Rating Oxygen Index: 28 to 34		UL-94 code V-0 @ 0.125 in
Transistor Count	531 Devices	
Meets or Exceeds JEDEC Stand		

2. For additional Moisture Sensitivity information, refer to Application Note AND8003/D.

Symbol	Characteristic	Min	Тур	Max	Unit
I <sub>DD</sub>	Power Supply Current @ 135 MHz, No Load, V <sub>DD</sub> = 3.3 V	-	20	40	mA
V <sub>OH</sub>	Output HIGH Voltage – I <sub>OH</sub> = –25 mA, V <sub>DD</sub> = 3.3 V	2.4	-	-	V
V <sub>OL</sub>	Output LOW Voltage – I <sub>OL</sub> = 25 mA	-	-	0.4	V
V <sub>OH</sub>	Output HIGH Voltage – I <sub>OH</sub> = –12 mA (CMOS level)	V <sub>DD</sub> – 0.4	-	-	V
V <sub>IH,</sub> I <sub>CLK</sub>	Input HIGH Voltage, I <sub>CLK</sub>	(V <sub>DD</sub> /2)+0.7	-	3.8	V
$V_{\text{IL},}I_{\text{CLK}}$	Input LOW Voltage, I <sub>CLK</sub>	-	-	(V <sub>DD</sub> /2)-0.7	V
$V_{\text{IH},}\text{OE}$	Input HIGH Voltage, OE	2.0	-	VDD	V
$V_{\text{IL}}$ OE	Input LOW Voltage, OE	0	-	0.8	V
ZO	Nominal Output Impedance	-	20	-	Ω
RPU	Input Pull–up Resistor, OE	-	220	-	kΩ
CIN	Input Capacitance, OE	-	5.0	-	pF
IOS	Short Circuit Current	-	± 50	-	mA

### Table 5. DC CHARACTERISTICS ( $V_{DD}$ = 3.0 V to 3.6 V, GND = 0 V, $T_A$ = -40°C to +85°C) (Note 3)

DC CHARACTERISTICS (V<sub>DD</sub> = 4.5 V to 5.5 V, GND = 0 V, T<sub>A</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C) (Note 3)

Symbol	Characteristic	Min	Тур	Max	Unit
I <sub>DD</sub>	Power Supply Current @ 135 MHz, No Load, $V_{DD}$ = 5.0 V	-	50	95	mA
V <sub>OH</sub>	Output HIGH Voltage – I <sub>OH</sub> = -35 mA	2.4	-	-	V
V <sub>OL</sub>	Output LOW Voltage – I <sub>OL</sub> = 35 mA	-	-	0.4	V
V <sub>OH</sub>	Output HIGH Voltage – I <sub>OH</sub> = -12 mA (CMOS level)	V <sub>DD</sub> - 0.4	-	-	V
V <sub>IH,</sub> I <sub>CLK</sub>	Input HIGH Voltage, I <sub>CLK</sub>	(V <sub>DD</sub> /2) + 1	-	5.5	V
V <sub>IL,</sub> I <sub>CLK</sub>	Input LOW Voltage, I <sub>CLK</sub>	-	-	(V <sub>DD</sub> /2) – 1	V
V <sub>IH,</sub> OE	Input HIGH Voltage, OE	2.0	-	V <sub>DD</sub>	V
V <sub>IL,</sub> OE	Input LOW Voltage, OE	0	-	0.8	V
ZO	Nominal Output Impedance	-	20	-	Ω
RPU	Input Pull-up Resistor, OE	-	220	-	kΩ
CIN	Input Capacitance, OE	-	5.0	-	pF
IOS	Short Circuit Current	-	±80	-	mA

Table 6. AC CHARACTERISTICS (V<sub>DD</sub> = 3.0 V to 5.5 V, GND = 0 V, T<sub>A</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C) (Note 3)

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
f <sub>in</sub>	Input Frequency		-	-	180	MHz
t <sub>jitter</sub> (φ)	RMS Phase Jitter (Integrated 12 kHz – 20 MHz) (See Figures 2 and 3)	f <sub>carrier</sub> = 25 MHz f <sub>carrier</sub> = 50 MHz	-	43 16		fs
t <sub>jitter (pd)</sub>	Period Jitter (RMS, 1o)		-	2.0	-	ps
t <sub>r</sub> /t <sub>f</sub>	Output rise and fall times; 0.8 V to 2.0 V		-	0.5	1.0	ns
t <sub>pd</sub>	Propagation Delay, CLK to Qn, 0 – 180 MHz, (Note 4)		1.5	3.0	6.0	ns
t <sub>skew</sub>	Output-to-Output Skew; (Note 5)		-	50	160	ps

 Outputs loaded with external R<sub>L</sub> = 33-Ω series resistor and C<sub>L</sub> = 15 pF to GND. Duty cycle out = duty in. A 0.01 µF decoupling capacitor should be connected between V<sub>DD</sub> and GND. A 33 Ω series terminating resistor may be used on each clock output if the trace is longer than 1 inch.

4. Measured with rail-to-rail input clock. 5. Measured on rising edges at  $V_{DD} \div 2$ .




Figure 2. Phase Noise Plot at 25 MHz at an Operating Voltage of 3.3 V, Room Temperature

The above plot captured using Agilent E5052A shows Additive Phase Noise of the NB3N551 device measured with an input source generated by Agilent E8663B. The RMS phase jitter contributed by the device (integrated between 12 kHz to 20 MHz; as shown in the shaded region of the plot) is 43 fs (RMS Jitter of the input source is 203.31 fs and Output (DUT+Source) is 247.06 fs).





Figure 3. Phase Noise Plot at 50 MHz at an Operating Voltage of 5 V, Room Temperature

The above plot captured using Agilent E5052A shows Additive Phase Noise of the NB3N551 device measured with an input source generated by Agilent E8663B. The RMS phase jitter contributed by the device (integrated between 12 kHz to 20 MHz; as shown in the shaded region of the plot) is 16 fs (RMS Jitter of the input source is 104.08 fs and Output (DUT + Source) is 119.77 fs).






DIMENSIONS: MILLIMETERS

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON18658D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION: DFN8, 2.0X2.0, 0.5MM PITCH PAGE 1 OF		PAGE 1 OF 1		
ON Semiconductor and III ability are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.				





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: SOIC-8 NB PAGE 1			PAGE 1 OF 2			
the suitability of its products for any pa	ON Semiconductor and a re trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. З. COLLECTOR EMITTER 4 5 FMITTER BASE 6. 7. BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. GATE 5. 6. GATE 7 SOURCE 8. SOURCE STYLE 9 PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3 COLLECTOR, DIE #2 EMITTER, COMMON 4. 5. EMITTER, COMMON BASE, DIE #2 BASE, DIE #1 6. 7. EMITTER, COMMON 8. STYLE 13: PIN 1. N.C SOURCE 2. З. SOURCE GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT З. V10UT TXE 4. 5. RXE 6. VFF GND 7. 8. ACC STYLE 21: CATHODE 1 PIN 1. CATHODE 2 2. 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT

GND

IOUT

BASE, DIE #1

EMITTER, #1

EMITTER, #2

COLLECTOR, #2

COLLECTOR, #2

COLLECTOR, #1

COLLECTOR #1

BASE, #2

4.

5. IOUT

6.

7. IOUT

8. IOUT

2.

З.

4.

5.

6.

7.

rights of others.

STYLE 29:

PIN 1.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 COLLECTOR, #1 2. COLLECTOR, #2 З. COLLECTOR, #2 4 5 BASE #2 EMITTER, #2 6. BASE, #1 8. EMITTER, #1 STYLE 6: PIN 1. SOURCE 2. DRAIN DRAIN SOURCE з 4. SOURCE 5. 6. GATE 7 GATE 8. SOURCE STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT GROUND 4. 5. GROUND 6. BIAS 2 INPUT 7. GROUND 8. STYLE 14 PIN 1. N-SOURCE N-GATE 2. 3 P-SOURCE P-GATE 4. P-DRAIN 5. 6. P-DRAIN N-DRAIN 7. 8. N-DRAIN STYLE 18 PIN 1. ANODE 2. ANODE 3 SOURCE GATE 4. DRAIN 5. 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22 PIN 1. I/O LINE 1 COMMON CATHODE/VCC 2. 3 COMMON CATHODE/VCC I/O LINE 3 4. COMMON ANODE/GND 5. 6. I/O LINE 4 7 1/0 LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. ILIMIT 4. 5. SOURCE SOURCE 6. 7. SOURCE 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. 4 SOURCE 2 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6. 7. SOURCE 1/DRAIN 2

8. GATE 1

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4 5 GATE #2 SOURCE, #2 6. GATE. #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS З. THIRD STAGE SOURCE GROUND 4. DRAIN 5. 6. GATE 3 SECOND STAGE Vd 7 8. FIRST STAGE Vd STYLE 11 PIN 1. SOURCE 1 2. GATE 1 3 SOURCE 2 GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. DRAIN 1 8. STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3 ANODE 1 ANODE 1 4. CATHODE, COMMON 5. 6. CATHODE, COMMON CATHODE, COMMON 7. 8. CATHODE, COMMON STYLE 19 PIN 1. SOURCE 1 2. GATE 1 SOURCE 2 3. GATE 2 4. DRAIN 2 5. 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23 PIN 1. LINE 1 IN COMMON ANODE/GND 2. З. COMMON ANODE/GND LINE 2 IN 4. LINE 2 OUT 5. 6. COMMON ANODE/GND COMMON ANODE/GND 7 LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVLO UVLO З. INPUT+ 4. 5. SOURCE SOURCE 6. 7. SOURCE 8 DRAIN

#### STYLE 4: PIN 1. ANODE ANODE 2. З. ANODE 4. ANODE 5 ANODE ANODE 6. ANODE 8. COMMON CATHODE PIN 1. COLLECTOR, DIE #1 2. BASE: #1 STYLE 8: З. BASE, #2 COLLECTOR. #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER #1 7 COLLECTOR, #1 8. STYLE 12: PIN 1. SOURCE

2.

3. 4.

5. DRAIN

SOURCE SOURCE GATE

6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 BASE, DIE #1 2. 3 EMITTER, DIE #2 BASE, DIE #2 4. COLLECTOR, DIE #2 5. 6. COLLECTOR, DIE #2 7. COLLECTOR. DIE #1 8. COLLECTOR, DIE #1 STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) SOURCE (P) 3. 4. GATE (P) DRAIN 5. 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER З. COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7 COLLECTOR/ANODE 8. STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC\_OFF DASIC\_SW\_DET З. 4. GND 5. V MON VBULK 6.

7. VBULK 8. VIN

 DOCUMENT NUMBER:
 98ASB42564B
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 SOIC-8 NB
 PAGE 2 OF 2

 ON Semiconductor and (i) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

onsemi, OnSemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters, including "Typicals" must be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

# Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

# **TECHNICAL SUPPORT**

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX ZL40226LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK854BCPZ ADCLK905BCPZ-R2 ADCLK905BCPZ-R7 ADCLK905BCPZ-WP