# 2.5 V/3.3 V Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer

# NB4L6254

#### Description

The NB4L6254 is a differential 2x2 clock switch and drives precisely aligned clock signals through its LVPECL fanout buffers. It employs a fully differential architecture with bipolar technology, offers superior digital signal characteristics, has very low clock output skew and supports clock frequencies from DC up to 3.0 GHz.

The NB4L6254 is designed for the most demanding, skew critical differential clock distribution systems. Typical applications for the NB4L6254 are clock distribution, switching and data loopback systems of high-performance computer, networking and telecommunication systems, as well as on-board clocking of OC-3, OC-12 and OC-48 communication systems. In addition, the NB4L6254 can be configured as a single 1:6 or dual 1:3 LVPECL fanout buffer.

The NB4L6254 can be operated from a single 3.3 V or 2.5 V power supply.

#### Features


- Maximum Clock Input Frequency, 3 GHz
- Maximum Input Data Rate, 3 Gb/s
- Differential LVPECL Inputs and Outputs
- Low Output Skew: 50 ps Maximum Output-to-Output Skew
- Synchronous Output Enable Eliminating Output Runt Pulse Generation and Metastability
- Operating Range: Single 3.3 V or 2.5 V Supply  $V_{CC} = 2.375$  V to 3.465 V
- LVCMOS Compatible Control Inputs
- Packaged in LQFP-32
- Fully Differential Architecture
- -40°C to 85°C Ambient Operating Temperature
- These are Pb-Free Devices\*



#### **ON Semiconductor®**

#### www.onsemi.com





\*For additional marking information, refer to Application Note <u>AND8002/D</u>.




Figure 1. Functional Block Diagram

#### ORDERING INFORMATION

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, <u>SOLDERRM/D</u>.

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.




Figure 2. 32-Lead LQFP Pinout (Top View)

# Table 1. PIN DESCRIPTION

Pin Name	I/O	Description
CLK0, CLK0	LVPECL Input	Differential reference clock signal input 0.
CLK1, CLK1	LVPECL Input	Differential reference clock signal input 1.
OEAb, OEB	LVCMOS Input	Output Enable
SEL0, SEL1	LVCMOS Input	Clock Switch Select
QA[0-2], <u>QA[0-2]</u> QB[0-2], <u>QB[0-2]</u>	LVPECL Output	Differential LVPECL Clock Outputs, (banks A and B) Typically terminated with 50 $\Omega$ resistor to $V_{CC}$ – 2.0 V.
GND	Power Supply	Negative Supply Voltage
V <sub>CC</sub>	Power Supply	Positive supply voltage. All $V_{CC}$ pins must be connected to the positive power supply for correct DC and AC operation.

## Table 2. FUNCTION TABLE

Control	Default	0	1
ŌĒĂ	0	QA[0-2], $\overline{QA[0-2]}$ are active. Deassertion of $\overline{OEA}$ can be asynchronous to the reference clock without generation of output runt pulses	$QA[0-2] = L, \overline{QA[0-2]} = H$ (outputs disabled). Assertion of $\overline{OE}$ can be asynchronous to the reference clock without generation of output runt pulses
OEB	0	$QB[0-2]$ , $\overline{QB[0-2]}$ are active. Deassertion of OEB can be asynchronous to the reference clock without generation of output runt pulses	$QB[0-2] = L, \overline{QB[0-2]} = H$ (outputs disabled). Assertion of $\overline{OE}$ can be asynchronous to the reference clock without generation of output runt pulses
SEL0, SEL1	00	Refer to Table 3	Refer to Table 3

#### Table 3. CLOCK SELECT CONTROL

SEL0	SEL1	CLK0 Routed To	CLK1 Routed to	Application Mode
0	0	QA[0:2] and QB[0:2]	-	1:6 Fanout of CLK0
0	1	-	QA[0:2] and QB[0:2]	1:6 Fanout of CLK1
1	0	QA[0:2]	QB[0:2]	Dual 1:3 Buffer
1	1	QB[0:2]	QA[0:2]	Dual 1:3 Buffer (Crossed)

#### **Table 4. ATTRIBUTES**

Characteristics	Value
Internal Input Pullup Resistor	37.5 kΩ
Internal Input Pulldown Resistor	75 kΩ
ESD Protection Human Body Model Machine Model	> 2000 V > 200 V
Latchup Immunity	> 200 mA
Cin, inputs	4.0 pF (TYP)
Moisture Sensitivity (Note 1) LQFP-32	Level 2
Flammability Rating Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in
Transistor Count	336
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, see Application Note AND8003/D.

#### Table 5. MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition	Condition	Rating	Unit
V <sub>CC</sub>	Positive Power Supply			$-0.3 \leq V_{CC} \leq 3.6$	V
V <sub>IN</sub>	DC Input Voltage			$\begin{array}{c} -0.3 \leq V_{IN} \leq V_{CC} \\ + 0.3 \end{array}$	V
V <sub>OUT</sub>	DC Output Voltage			$-0.3 \leq V_{OUT} \leq V_{CC} \\ + 0.3$	V
I <sub>IN</sub>	DC Input Current			±20	mA
l <sub>out</sub>	LVPECL DC Output Current	Continuous Surge		±50 100	mA mA
T <sub>A</sub>	Operating Temperature Range	LQFP-32		-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 lfpm 500 lfpm	LQFP-32 LQFP-32	80 55	°C/W °C/W
θJC	Thermal Resistance (Junction-to-Case)	2S2P (Note 3)	LQFP-32	12 to 17	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free			265	°C
V <sub>TT</sub>	Output Termination Voltage			V <sub>CC</sub> – 2.0, TYP	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
Maximum Ratings are those values beyond which device damage may occur.
JEDEC standard multilayer board – 2S2P (2 signal, 2 power); MIL-SPEC 883E Method 1012.1.

Table 6 DC CHARACTERISTICS Voc - 2,375 V to 3,465 V GND - 0 V To 10°C to 185°C

Symbol	Characteristic		Min	Тур	Max	Unit
POWER \$	SUPPLY CURRENT					
I <sub>GND</sub>	Power Supply Current (Outputs Open)			60	85	mA
LVPECL	CLOCK OUTPUTS					
V <sub>OH</sub>	LVPECL Output HIGH Voltage (Notes 4, 5)	V <sub>CC</sub> = 3.3 V V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> - 1145 2155 1355	V <sub>CC</sub> - 1020 2280 1480	V <sub>CC</sub> – 895 2405 1605	mV
V <sub>OL</sub>	LVPECL Output LOW Voltage (Notes 4, 5)	V <sub>CC</sub> = 3.3 V V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> – 1945 1355 555	V <sub>CC</sub> – 1770 1530 730	V <sub>CC</sub> - 1600 1700 900	mV
CLOCK II	NPUTS		•	•		
V <sub>PP</sub>	Dynamic Differential Input Voltage (Clock Inputs)		0.1		1.3	V
V <sub>CMR</sub>	Differential Cross-point Voltage (Clock Inputs)		1.0		V <sub>CC</sub> – 0.3	V
LVCMOS	CONTROL INPUTS					
VIH	Output HIGH Voltage (LVTTL/LVCMOS)		2.0			V
VIL	Output LOW Voltage (LVTTL/LVCMOS)				0.8	V

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

-100

+100

μA

4. LVPECL Outputs loaded with 50  $\Omega$  termination resistors to V<sub>TT</sub> = V<sub>CC</sub> - 2.0 V for proper operation.

5. LVPECL Output parameters vary 1:1 with V<sub>CC</sub>.

 $I_{\rm H}$ 

Input Current VIN = VCC or VIN = GND

#### Table 7. AC CHARACTERISTICS V<sub>CC</sub> = 2.375 V to 3.465 V, GND = 0 V, T<sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C (Note 6)

Symbol	Characteristic	Min	Тур	Мах	Unit
V <sub>INPP</sub>	Differential Input Voltage (Peak-to-Peak)	0.3		1.3	V
V <sub>CMR</sub>	Differential Input Cross-Point Voltage (Clock Inputs)	1.2		V <sub>CC</sub> – 0.3	V
f <sub>IN</sub>	Clock Input Frequency	0		3.0	GHz
Voutpp	Differential Output Output Voltage Amplitude (Peak-to-Peak) (Note 7) $f_O < 1.1 \mbox{ GHz}$ $f_O < 2.5 \mbox{ GHz}$ $f_O < 3.0 \mbox{ GHz}$	0.45 0.35 0.2	0.70 0.55 0.35		V
f <sub>CLKOUT</sub>	Output Clock Frequency Range	0		3.0	GHz
t <sub>pd</sub>	Propagation Delay CLKx to Qx (Differential Configuration)	360	485	610	ps
t <sub>skew</sub>	Within Device Output-to-Output Skew (Differential Configuration) Device-to-Device Skew Output Pulse Skew (Duty Cycle Skew) (Note 8)		25 30 10	50 250 60	ps
DCO		49.4 45.2		50.6 54.8	%
t <sub>JIT</sub>	CLOCK Random Jitter (RMS) (SEL0 ≠ SEL1) (Note 10)		0.3	0.8	ps
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Times (Note 11) CLKx / CLKx	50	130	300	ps
t <sub>PDL</sub>	Output Disable Time, T = CLK period	2.5 T + t <sub>PD</sub>		3.5 T + t <sub>PD</sub>	ns
tPLD	Output Enable Time, T = CLK period	3 T + t <sub>PD</sub>		4 T + t <sub>PD</sub>	ns

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

6. LVPECL Outputs loaded with 50  $\Omega$  to V\_CC – 2.0 V.

7.  $V_{OUTPP}$  MIN = 0.1 V @ +85°C,  $f_O < 3.0$  GHz. 8. Output Pulse Skew is the absolute difference of the propagation delay times:  $|t_{PLH} - t_{PHL}|$ 

9. DCO<sub>MIN/MAX</sub> = 43.2%/59.2% @ +85°C. 10.t<sub>JITMAX</sub> = 1.6 ps @ 85°C, 3.0 V

11. Measured 20% to 80%.




Figure 3. Output Disable / Enable Timing




Figure 4. Output Voltage Amplitude (V<sub>OUTPP</sub>) versus Clock Output Frequency at Ambient Temperature (Typical)




Figure 5. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices.)

## **Example Configurations**




Figure 6. 2 x 2 Clock Switch

SEL0	SEL1	Switch Configuration
0	0	CLK0 Clocks System A and System B
0	1	CLK1 Clocks System A and System B
1	0	CLK0 Clocks System A and CLK1 Clocks System B
1	1	CLK1 Clocks System B and CLK1 Clocks System A





Figure 7. 1:6 Clock Fanout Buffer





SEL0	SEL1	Switch Configuration
0	0	System Loopback
0	1	Line Loopback
1	0	Transmit/Receive Operation
1	1	System and Line Loopback

## **APPLICATIONS INFORMATION**

#### **Maintaining Lowest Device Skew**

The NB4L6254 guarantees low output–output bank skew at 50 ps and a part–to–part skew of 250 ps. To ensure low skew clock signals in the application, both outputs of any differential output pair need to be terminated identically, even if only one output is used. When fewer than all nine output pairs are used, identical termination of all output pairs within the output bank is recommended. If an entire output bank is not used, it is recommended to leave all of these outputs open and unterminated. This will reduce the device power consumption while maintaining minimum output skew.

#### **Power Supply Bypassing**

The NB4L6254 is a mixed analog/digital product. The differential architecture of the NB4L6254 supports low noise signal operation at high frequencies. In order to maintain its superior signal quality all  $V_{CC}$  pins should be bypassed by high-frequency ceramic capacitors connected to GND. If the spectral frequencies of the internally generated switching noise on the supply pins cross the series resonant port of an individual bypass capacitor, its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the noise bandwidth.




Figure 9. V<sub>CC</sub> Power Supply Bypass

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB4L6254FAR2G	LQFP-32 (Pb-Free)	2000 / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



LQFP-32, 7x7 CASE 561AB-01 ISSUE O

DATE 19 JUN 2008



DOCUMENT NUMBER:	98AON30893E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	CRIPTION: 32 LEAD LQFP, 7X7		PAGE 1 OF 1	
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the				

rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Analogue & Digital Crosspoint ICs category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

MT093AE1 MT8808AE1 ADV3203ASWZ AD8177ABPZ ISPGDX240VA-4B388 VSC3308YKU LX64EV-3F100C ISPGDX240VA-4BN388 LX256EV-5FN484C GX4002-INE3 AD8112JSTZ AD8115ASTZ SN65LVCP22D ADV3205JSTZ SY89540UMY AD75019JPZ AD75019JPZ-REEL AD8106ASTZ AD8107ASTZ AD8108ASTZ AD8110ASTZ AD8111ASTZ AD8116JSTZ AD8152JBPZ AD8153ACPZ AD8155ACPZ AD8158ACPZ AD8159ASVZ ADN4604ASVZ AD8153ACPZ-RL7 ADN4600ACPZ ADV3201ASWZ ADV3226ACPZ ADV3227ACPZ ADV3228ACPZ ADV3229ACPZ HMC858LC4B MAX4550CAI+ EL4544IGZ HA4314BCPZ MAX9152EUE+T MAX9152ESE+ MAX4359EWG+ MAX3840ETJ+ MAX4360EAX+ MAX4360EAX+T MAX4549EAX+ MAX4570CWI+ MAX4549EAX+T MAX4570CAI+