## NB4L858M

### 2.5V/3.3V, 3 GHz Dual Differential Clock/Data 2x2 Crosspoint Switch with CML Output and Internal Termination

## Description

The NB4L858M is a high-bandwidth low voltage fully differential dual $2 \times 2$ crosspoint switch with CML outputs that is suitable for applications such as SDH/SONET DWDM and high speed switching applications. Design technique minimizes jitter accumulation, crosstalk, and signal skew which make this device ideal for loop-through and protection channel switching application. Each $2 \times 2$ crosspoint switch can fan out and/or multiplex up to $3 \mathrm{~Gb} / \mathrm{s}$ data and 3 GHz clock signals.

Differential inputs incorporate a pair of internal $50 \Omega$ termination resistors in a center-tapped configuration ( $\mathrm{V}_{\mathrm{TDx}}$ Pins) and can accept LVPECL (Positive ECL) or CML input signal without any external component. This feature provides transmission line termination on-chip, at the receiver end, eliminating external components. Differential 16 mA CML output provides matching internal $50 \Omega$ terminations, and 400 mV output swings when externally terminated, $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}$.

The SELECT inputs are single-ended and can be driven with either LVCMOS or LVTTL input levels. The device is housed in a low profile $7 \times 7 \mathrm{~mm} 32-$ pin LQFP package.

## Features

- Maximum Input Clock Frequency 3 GHz
- Maximum Input Data Frequency $3 \mathrm{~Gb} / \mathrm{s}$
- 350 ps Typical Propagation Delay
- 80 ps Typical Rise and Fall Times
- 12 ps Channel to Channel Skew
- 0.5 ps RMS Jitter
- 5 ps Deterministic Jitter @ $2.5 \mathrm{~Gb} / \mathrm{s}$
- Operating Range: $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 3.6 V with $\mathrm{GND}=0 \mathrm{~V}$
- CML Output Level (400 mV Peak-to-Peak Output), Differential Output
- These are $\mathrm{Pb}-$ Free Devices

*For additional marking information, refer to
Application Note AND8002/D.


Figure 1. Functional Block Diagram

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.


Figure 1. Pin Configuration (Top View)

Table 1. TRUTH TABLE

| SELA0/SELB0 | SELA1/SELB1 | QA0/QB0 | QA1/QB1 | Function |
| :---: | :---: | :---: | :---: | :--- |
| L | L | DA0/DB0 | DA0/DB0 | $1: 2$ Fanout or Redundant Distribution |
| L | H | DA0/DB0 | DA1/DB1 | Quad Repeater or Crosspoint Switch |
| H | L | DA1/DB1 | DA0/DB0 | Quad Repeater or Crosspoint Switch |
| H | H | DA1/DB1 | DA1/DB1 | $1: 2$ Fanout or Redundant Distribution |

## NB4L858M

Table 2. PIN DESCRIPTION

| Pin | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| 1 | DB1 | LVPECL, CML Input | Channel B1 positive signal input. |
| 2 | VTDB1 | - | Internal $100 \Omega$ center-tapped termination pin for channel B1. |
| 3 | DB1 | LVPECL, CML Input | Channel B1 negative signal input. |
| 4 | SELB0 | LVTTL / LVCMOS | Channel B0 Output Select. See Table 1. |
| 5 | DB0 | LVPECL, CML Input | Channel B0 positive signal input. |
| 6 | VTDB0 | - | Internal $100 \Omega$ center-tapped termination pin for channel B0. |
| 7 | DB0 | LVPECL, CML Input | Channel B0 negative signal input. |
| 8 | SELB1 | LVTTL / LVCMOS | Channel B1 output select. See Table 1. |
| 9,24 | GND | - | Supply ground. All GND pins must be externally connected to power supply to guarantee proper operation. |
| 10, 13, 16, 17, 20, 23 | $\mathrm{V}_{\mathrm{CC}}$ | - | Positive Supply. All $\mathrm{V}_{\mathrm{CC}}$ pins must be externally connected to power supply to guarantee proper operation. |
| 11 | QB0 | CML Output | Channel BO negative signal output. Typically terminated with $50 \Omega$ resistor to $V_{c c}$. |
| 12 | QB0 | CML Output | Channel B0 positive signal output. Typically terminated with $50 \Omega$ resistor to $V_{C C}$ |
| 14 | QB1 | CML Output | Channel B1 negative signal output. Typically terminated with $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}$. |
| 15 | QB1 | CML Output | Channel B1 positive signal output. Typically terminated with $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{Cc}}$. |
| 18 | QA1 | CML Output | Channel A1 negative signal output. Typically terminated with $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{cc}}$. |
| 19 | QA1 | CML Output | Channel A1 positive signal output. Typically terminated with $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{Cc}}$. |
| 21 | QAO | CML Output | Channel A0 negative signal output. Typically terminated with $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{Cc}}$. |
| 22 | QAO | CML Output | Channel A0 positive signal output. Typically terminated with $50 \Omega$ resistor to $V_{c c}$. |
| 25 | DA0 | LVPECL, CML Input | Channel A0 positive signal input. |
| 26 | VTDA0 | - | Internal $100 \Omega$ center-tapped termination pin for channel A0. |
| 27 | DAO | LVPECL, CML Input | Channel A0 negative signal input. |
| 28 | SELA1 | LVTTL | Channel A1 output select. See Table 1. |
| 29 | DA1 | LVPECL, CML Input | Channel A1 positive signal input. |
| 30 | VTDA1 | - | Internal $100 \Omega$ center-tapped termination pin for channel A1. |
| 31 | DA1 | LVPECL, CML Input | Channel A1 negative signal input. |
| 32 | SELAO | LVTTL | Channel A0 output select. See Table 1. |

## NB4L858M

Table 3. Table 3. ATTRIBUTES

| Characteristics | Value |  |
| :--- | ---: | :---: |
| ESD Protection | Human Body Model <br> Machine Model | $>2000 \mathrm{~V}$ <br> $>110 \mathrm{~V}$ |
| Moisture Sensitivity (Note 1) | 32-LQFP | Level 2 |
| Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in |
| Transistor Count | 380 |  |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |  |  |

1. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Positive Power Supply | GND $=0 \mathrm{~V}$ |  | 3.8 | V |
| $V_{1}$ | Positive Input | GND $=0 \mathrm{~V}$ | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | 3.8 | V |
| $\mathrm{V}_{\text {INPP }}$ | Differential Input Voltage \|D - $\overline{\mathrm{D}} \mid$ |  |  | 3.8 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current Through Internal $\mathrm{R}_{\mathrm{T}}(50 \Omega$ Resistor) | Static Surge |  | $\begin{aligned} & 45 \\ & 80 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Iout | Output Current | Continuous Surge |  | $\begin{aligned} & 25 \\ & 80 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{T}_{\text {A }}$ | Operating Temperature Range | LQFP-32 |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance (Junction-to-Ambient) | $\begin{array}{\|l\|} \hline 0 \text { LFPM } \\ 500 \text { LFPM } \end{array}$ | $\begin{aligned} & \hline 32 \text { LQFP } \\ & 32 \text { IOFP } \end{aligned}$ | $\begin{aligned} & 80 \\ & 55 \end{aligned}$ | $\begin{aligned} & \hline{ }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | 2S2P (Note 2) | 32 LQFP | 12 to 17 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave Solder Pb-Free | <3 sec @ 260 ${ }^{\circ} \mathrm{C}$ |  | 265 | ${ }^{\circ} \mathrm{C}$ |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.
2. JEDEC standard 51-6, multilayer board - 2S2P (2 signal, 2 power).

## NB4L858M

Table 5. DC CHARACTERISTICS, CLOCK INPUTS, CML OUTPUTS $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 3.6 V , $\mathrm{GND}=0 \vee \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Power Supply Current |  | 130 | 190 | mA |
| $\mathrm{V}_{\text {outdiff }}$ | CML Differential Output Swing (Note 3) No Load Loaded $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}$ | 640 | $\begin{aligned} & 800 \\ & 400 \end{aligned}$ | 1000 | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (No Load) | $\mathrm{V}_{\mathrm{cc}}-40$ | $\mathrm{V}_{\mathrm{CC}}-10$ | $\mathrm{V}_{\mathrm{cc}}$ | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (No Load) | $\mathrm{V}_{\mathrm{CC}}-1000$ | $\mathrm{V}_{\mathrm{cc}}-800$ | $\mathrm{V}_{\mathrm{cc}}-650$ | mV |
| $\mathrm{R}_{\text {TOUT }}$ | Output Source Resistance Qx or $\overline{\text { Qx }}$ | 40 | 50 | 60 | $\Omega$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 1600 |  | $\mathrm{V}_{\mathrm{CC}}$ | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 1500 |  | $\mathrm{V}_{\mathrm{CC}}-100$ | mV |
| $\mathrm{V}_{\text {ID }}$ | Differential Input Voltage ( $\mathrm{V}_{\text {IHD }}-\mathrm{V}_{\text {ILD }}$ ) | 100 |  | 1600 | mV |
| $\mathrm{R}_{\text {TIN }}$ | Input Termination Resistance $\mathrm{D}_{\mathrm{x}}$ or $\overline{\mathrm{D}}_{\mathrm{x}}$ to $\mathrm{V}_{\text {TDx }}$ | 40 | 50 | 60 | $\Omega$ |

LVTTL CONTROL INPUT PINS

| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (LVTTL Inputs) | 2000 |  |  |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage (LVTTL Inputs) |  |  | 800 |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current (LVTTL inputs) | -10 | mV |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current (LVTTL Inputs) | -10 |  | 10 |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
3. CML outputs require $50 \Omega$ receiver termination resistors to $\mathrm{V}_{\mathrm{CC}}$ for proper operation.

Table 6. AC CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 3.6 V , GND $=0 \mathrm{~V}$; (Note 4)

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\text {OUTPP }}$ | Output Voltage Amplitude $\left(@ V_{\text {INPPmin }}\right)$  <br>  $f_{\text {in }} \leq 2 \mathrm{GHz}$ <br> $f_{\text {in }} \leq 3 \mathrm{GHz}$ <br>  <br> (See Figure 2) <br> $f_{\text {in }} \leq 3.5 \mathrm{GHz}$ | $\begin{aligned} & 280 \\ & 235 \\ & 170 \end{aligned}$ | $\begin{aligned} & 365 \\ & 310 \\ & 220 \end{aligned}$ |  | $\begin{aligned} & 280 \\ & 235 \\ & 170 \end{aligned}$ | $\begin{aligned} & 365 \\ & 310 \\ & 220 \end{aligned}$ |  | $\begin{aligned} & 280 \\ & 235 \\ & 170 \end{aligned}$ | $\begin{aligned} & 365 \\ & 310 \\ & 220 \end{aligned}$ |  | mV |
| $f_{\text {data }}$ | Maximum Operating Data Rate | 3 |  |  | 3 |  |  | 3 |  |  | $\mathrm{Gb} / \mathrm{s}$ |
| $\begin{aligned} & \text { tpLH, } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay to Output Differential $D / D$ to $Q / Q$ | 220 | 350 | 450 | 220 | 350 | 450 | 220 | 350 | 450 | ps |
| tswiltch | SELyx to Valid Qyx Output (Note 9) |  | 0.5 | 1.0 |  | 0.5 | 1.0 |  | 0.5 | 1.0 | ns |
| $\mathrm{t}_{\text {SKEW }}$ | Within -Device Skew (Note 5) <br> Within -Device Skew (Note 6) <br> Device to Device Skew (Note 9) |  | $\begin{gathered} \hline 12 \\ 25 \\ 100 \end{gathered}$ |  |  | $\begin{gathered} \hline 12 \\ 25 \\ 100 \end{gathered}$ |  |  | 12 25 100 |  | ps |
| $\mathrm{t}_{\text {JITTER }}$ | RMS Random Clock Jitter (Note 8) $\mathrm{f}_{\text {in }}=2 \mathrm{GHz}$ <br>  <br> $\mathrm{f}_{\mathrm{in}}=3 \mathrm{GHz}$ <br>  <br> Peak-to-Peak Data Dependent Jitter <br> $\mathrm{f}_{\mathrm{in}}=2.5 \mathrm{~Gb} / \mathrm{s}$ <br> $\mathrm{f}_{\text {in }}=3.2 \mathrm{~Gb} / \mathrm{s}$ <br> (Note 9)  <br> Crosstalk Induced RMS Jitter (Note 11)  |  | $\begin{aligned} & \hline 0.5 \\ & 1.0 \\ & 2.0 \\ & 10 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & \hline 0.5 \\ & 1.0 \\ & 5.0 \\ & 10 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & \hline 0.5 \\ & 1.0 \\ & 2.0 \\ & 10 \\ & 0.5 \end{aligned}$ |  | ps |
| $\mathrm{V}_{\text {INPP }}$ | Input Voltage Swing/Sensitivity (Differential Configuration) | 100 |  | 800 | 100 |  | 800 | 100 |  | 800 | mV |
| $\begin{array}{\|l\|} \hline \mathrm{t}_{\mathrm{r}} \\ \mathrm{t}_{\mathrm{f}} \end{array}$ | Output Rise/Fall Times @ $0.5 \mathrm{GHz} \quad \mathrm{Q}_{\mathrm{x}}, \overline{\mathrm{Q}}_{\mathrm{x}}$ $(20 \%-80 \%)$ |  | 80 | 120 |  | 80 | 120 |  | 80 | 120 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
4. Measured by forcing $\mathrm{V}_{\text {INPP }}$ (MIN) from a $50 \%$ duty cycle clock source. All loading with an external $\mathrm{R}_{\mathrm{L}}=50 \Omega$ to $\mathrm{V}_{\text {CC }}$. Input edge rates 40 ps (20\%-80\%).
5. Worst-case difference between QA0 and QA1 from either DA0 or DA1 (or between QB0 and QB1 from either DB0 or DB1 respectively), when both outputs come from the same input.
6. Worst-case difference between QA and QB outputs, when DA or DB inputs are shorted.
7. Additive RMS jitter with $50 \%$ duty cycle input clock signal.
8. Additive peak-to-peak data dependent jitter with input NRZ data signal.
9. Device to device skew is measured between outputs under identical transition @ 0.5 GHz .
10. LVTTL/LVCMOS input edge rate less than 1.5 ns
11. Data taken on the same device under identical condition.


Figure 2. Output Voltage Amplitude (Voutpp) versus Input Clock Frequency (fin) and Temperature


Figure 3. AC Reference Measurement


Figure 4. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8057/D)


Figure 5. CML Input and Output Structure

320 mV MIN



Figure 6. CML Output Levels

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :--- | :---: |
| NB4L858MFAG | LQFP-32 <br> (Pb-Free) | 250 Units / Tray |
| NB4L858MFAR2G | LQFP-32 <br> (Pb-Free) | $2000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## NB4L858M

## PACKAGE DIMENSIONS

## LQFP

FA SUFFIX
32-LEAD PLASTIC PACKAGE
CASE 873A-02


NOTES:
DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER
3. DATUM PLANE -AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
4. DATUMS -T-,- -U-, AND -Z-TO BE DETERMINED AT DATUM PLANE -AB-.
5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -AC-.
6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS $0.250(0.010)$ PER SIDE. DIMENSIONS A AND B DO INCLUDE MIMENSISMAA AND B DATCH AND ARE DETERMINED AT DATUM PLANE -AB-
7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.520 (0.020)
8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076 (0.0003).
9. EXACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 7.000 BSC |  | 0.276 BSC |  |
| A1 | 3.500 BSC |  | 0.138 BSC |  |
| B | 7.000 BSC |  | 0.276 BSC |  |
| B1 | 3.500 BSC |  | 0.138 BSC |  |
| C | 1.400 | 1.600 | 0.055 | 0.063 |
| D | 0.300 | 0.450 | 0.012 | 0.018 |
| E | 1.350 | 1.450 | 0.053 | 0.057 |
| F | 0.300 | 0.400 | 0.012 | 0.016 |
| G | 0.800 BSC |  | 0.031 BSC |  |
| H | 0.050 | 0.150 | 0.002 | 0.006 |
| J | 0.090 | 0.200 | 0.004 | 0.008 |
| K | 0.500 | 0.700 | 0.020 | 0.028 |
| M | $12^{\circ} \mathrm{REF}$ |  | $12^{\circ}$ REF |  |
| N | 0.090 | 0.160 | 0.004 | 0.006 |
| P | 0.400 BSC |  | 0.016 BSC |  |
| Q | $1^{\circ}$ | $5^{\circ}$ | $1^{\circ}$ | $5^{\circ}$ |
| R | 0.150 | 0.250 | 0.006 | 0.010 |
| S | 9.000 BSC |  | 0.354 BSC |  |
| S1 | 4.500 BSC |  | 0.177 BSC |  |
| V | 9.000 BSC |  | 0.354 BSC |  |
| V1 | 4.500 BSC |  | 0.177 BSC |  |
| W | 0.200 REF |  | 0.008 REF |  |
| X | 1.000 REF |  | 0.039 REF |  |

ON Semiconductor and 01 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does sectial
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
"Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Analogue \& Digital Crosspoint ICs category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
MT093AE1 MT8808AE1 ADV3203ASWZ AD8177ABPZ ISPGDX240VA-4B388 VSC3308YKU LX64EV-3F100C ISPGDX240VA4BN388 LX256EV-5FN484C GX4002-INE3 AD8112JSTZ AD8115ASTZ SN65LVCP22D ADV3205JSTZ SY89540UMY AD75019JPZ AD75019JPZ-REEL AD8106ASTZ AD8107ASTZ AD8108ASTZ AD8110ASTZ AD8111ASTZ AD8116JSTZ AD8152JBPZ AD8153ACPZ AD8155ACPZ AD8158ACPZ AD8159ASVZ ADN4604ASVZ AD8153ACPZ-RL7 ADN4600ACPZ ADV3201ASWZ ADV3226ACPZ ADV3227ACPZ ADV3228ACPZ ADV3229ACPZ HMC858LC4B HMC857LC5 MAX4550CAI+ EL4544IGZ $\underline{\text { HA4314BCPZ MAX9152EUE }+\mathrm{T}}$ MAX9152ESE+ MAX4359EWG+ MAX3840ETJ+ MAX4360EAX + MAX4360EAX+T MAX4549EAX+ MAX4570CWI+ MAX4549EAX+T

