## Clock Fanout Buffer, 1:10 Differential, 3.3 V, with HCSL Level Output

#### Description

The NB4N111K is a differential input clock 1 to 10 HCSL fanout buffer, optimized for ultra low propagation delay variation. The NB4N111K is designed with HCSL clock distribution for FBDIMM applications in mind.

Inputs can accept differential VPECL, CML, or VDS levels. Single –ended NPECL, CML, VCMOS or VTTL levels are accepted with the proper  $V_{REFAC}$  supply (see Figures 5, 10, 11, 12, and 13). Clock input pins incorporate an internal 50  $\Omega$  on die termination resistors. Outputs can interface with LVDS with proper termination (See Figure 15).

The NB4N111K specifically guarantees low output-to-output skews. Optimal design, layout, and processing minimize skew within a device and from device to device. System designers can take advantage of the NB4N111K's performance to distribute low skew clocks across the backplane or the motherboard.

#### **Features**

- Typical Input Clock Frequencies: 100, 133, 166, 200, 266, 333, and 400 MHz
- 340 ps Typical Rise and Fall Times
- 800 ps Typical Propagation Delay
- Δtpd 100 ps Maximum Propagation Delay Variation Per Each Differential Pair
- <1 ps RMS Additive Clock jitter
- Operating Range:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V with  $V_{EE} = 0 \text{ V}$
- Differential HCSL Output Level or LVDS with Proper Termination
- These are Pb-Free Devices




#### ON Semiconductor®

http://onsemi.com



QFN32 MN SUFFIX CASE 488AM

#### MARKING DIAGRAM\*



A = Assembly Site
 WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package

\*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Pin Configuration (Top View)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




Figure 2. Pinout Configuration (Top View)

**Table 1. PIN DESCRIPTION** 

| Pin                                      | Name             | I/O                    | Description   |
|--|------------------|------------------------|---|
| 1  | I <sub>REF</sub> | Output                 | Output current programming pin. Connect to GND. (See Figure 9).   |
| 2, 5                                     | VTCLK,<br>VTCLK  | -                      | Internal 50 $\Omega$ Termination Resistor connection Pins. In the differential configuration when the input termination pins are connected to the common termination voltage, and if no signal is applied then the device may be susceptible to self–oscillation. |
| 3  | CLK              | LVPECL Input           | CLOCK Input (TRUE)  |
| 4  | CLK              | LVPECL Input           | CLOCK Input (INVERT)  |
| 8  | GND              | -                      | Supply Ground. GND pin must be externally connected to power supply to guarantee proper operation.  |
| 9, 16, 17, 24, 25, 32                    | V <sub>CC</sub>  | -                      | Positive Supply pins. $V_{CC}$ pins must be externally connected to a power supply to guarantee proper operation.   |
| 6, 10, 12, 14, 18, 20,<br>22, 26, 28, 30 | Q[09-0]          | HCSL or<br>LVDS Output | Noninverted Clock Output. (For LVDS levels see Figure 15)   |
| 7, 11, 13, 15, 19, 21,<br>23, 27, 29, 31 | Q[09-0]          | HCSL or<br>LVDS Output | Inverted Clock Output. (For LVDS levels see Figure 15)  |
| Exposed Pad                              | EP               | GND                    | Exposed Pad. The thermally exposed pad (EP) on package bottom (see case drawing) must be attached to a sufficient heat-sinking conduit for proper thermal operation. (Note 1)   |

<sup>1.</sup> The exposed pad must be connected to the circuit board ground.

**Table 2. ATTRIBUTES** 

| Characteristic                          | Value                |         |
|---|----------------------|---------|
| Input Default State Resistors           | None                 |         |
| ESD Protection                          | Human Body Model     | >2 kV   |
| Moisture Sensitivity (Note 2)           | QFN32                | Level 1 |
| Flammability Rating Oxygen Index: 28 to | UL 94 V-0 @ 0.125 in |         |
| Transistor Count                        | 622                  |         |
| Meets or exceeds JEDEC Spec EIA/JES     |                      |         |

<sup>2.</sup> For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS (Note 3)

| Symbol               | Parameter   | Condition 1         | Condition 2    | Rating                         | Unit         |
|----------------------|---|---------------------|----------------|--------------------------------|--------------|
| V <sub>CC</sub>      | Positive Power Supply                             | GND = 0 V           |                | 4.6                            | V            |
| VI                   | Positive Input                                    | GND = 0 V           |                | $GND - 0.3 \le V_I \le V_{CC}$ | V            |
| V <sub>INPP</sub>    | Differential Input Voltage  CLK - CLK             |                     |                | V <sub>CC</sub>                | V            |
| l <sub>OUT</sub>     | Output Current                                    | Continuous<br>Surge |                | 50<br>100                      | mA<br>mA     |
| T <sub>A</sub>       | Operating Temperature Range                       | QFN32               |                | -40 to +70                     | °C           |
| T <sub>stg</sub>     | Storage Temperature Range                         |                     |                | -65 to +150                    | °C           |
| $\theta_{JA}$        | Thermal Resistance (Junction-to-Ambient) (Note 3) | 0 lfpm<br>500 lfpm  | QFN32<br>QFN32 | 31<br>27                       | °C/W<br>°C/W |
| $\theta_{\text{JC}}$ | Thermal Resistance (Junction-to-Case)             | 2S2P (Note 4)       | QFN32          | 12                             | °C/W         |
| T <sub>sol</sub>     | Wave Solder Pb-Free                               |                     |                | 265                            | °C           |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

3. JEDEC standard 51–6, multilayer board – 2S2P (2 signal, 2 power).

4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS ( $V_{CC} = 3.0 \text{ V}$  to 3.6 V,  $T_A = -40 ^{\circ}\text{C}$  to  $+70 ^{\circ}\text{C}$  Note 5)

| Symbol           | Characteristic  | Min                   | Тур  | Max                   | Unit |
|------------------|---|-----------------------|------|-----------------------|------|
| I <sub>GND</sub> | GND Supply Current (All Outputs Loaded)                           | 70                    | 98   | 120                   | mA   |
| I <sub>CC</sub>  | Power Supply Current (All Outputs Loaded)                         |                       |      | 300                   | mA   |
| I <sub>IH</sub>  | Input HIGH Current CLKx, CLKx                                     |                       | 2.0  | 150                   | μΑ   |
| I <sub>IL</sub>  | Input LOW Current CLKx, CLKx                                      | -150                  | -2.0 |                       | μΑ   |
| DIFFERE          | NTIAL INPUT DRIVEN SINGLE-ENDED (Figures 5 and 7)                 |                       |      |                       |      |
| V <sub>th</sub>  | Input Threshold Reference Voltage Range (Note 6)                  | 1050                  |      | V <sub>CC</sub> – 150 | mV   |
| V <sub>IH</sub>  | Single-Ended Input HIGH Voltage                                   | V <sub>th</sub> + 150 |      | V <sub>CC</sub>       | mV   |
| V <sub>IL</sub>  | Single-Ended Input LOW Voltage                                    | GND                   |      | V <sub>th</sub> – 150 | mV   |
| DIFFERE          | NTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 6 and 8)              |                       | -    |                       |      |
| V <sub>IHD</sub> | Differential Input HIGH Voltage                                   | 1200                  |      | $V_{CC}$              | mV   |
| V <sub>ILD</sub> | Differential Input LOW Voltage                                    | GND                   |      | V <sub>CC</sub> - 75  | mV   |
| V <sub>ID</sub>  | Differential Input Voltage (V <sub>IHD</sub> - V <sub>ILD</sub> ) | 75                    |      | 2400                  | mV   |
| V <sub>CMR</sub> | Input Common Mode Range   | 1163                  |      | V <sub>CC</sub> - 75  |      |
| HCSL O           | JTPUTS (Figure 4)   | •                     | -    |                       |      |
| V <sub>OH</sub>  | Output HIGH Voltage   | 600                   | 740  | 900                   | mV   |
| V <sub>OL</sub>  | Output LOW Voltage  | -150                  | 0    | 150                   | mV   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

<sup>5.</sup> Input parameters vary 1:1 with  $V_{CC}$ . Measurements taken with all outputs loaded 50  $\Omega$  to GND, see Figure 9.

<sup>6.</sup> V<sub>th</sub> is applied to the complementary input when operating in single ended mode.

Table 5. AC CHARACTERISTICS  $V_{CC} = 3.0 \text{ V}$  to 3.6 V, GND = 0 V;  $-40^{\circ}$ C to  $+70^{\circ}$ C (Note 7)

| Symbol                                   | Characteristic  | Min    | Тур | Max              | Unit           |
|--|---|--------|-----|------------------|----------------|
| V <sub>OUTPP</sub>                       | Output Voltage Amplitude (@ V <sub>INPPmin</sub> ) f <sub>in</sub> = 400 N  | Hz     | 725 | 1000             | mV             |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub>   | Propagation Delay to (See Figure 3) CLK/CLK to Qx,  | Qx 550 | 800 | 1100             | ps             |
| Δt <sub>PLH</sub> ,<br>Δt <sub>PHL</sub> | Propagation Delay Variations Variation Per Each Diff Pair CLK/ $\overline{\text{CLK}}$ to $\overline{\text{Qx}}$ (Note (See Figure 3) | 8)     |     | 100              | ps             |
| t <sub>SKEW</sub>                        | Duty Cycle Skew (Note 9) Within-Device Skew Device-to-Device Skew (Note 10)   |        |     | 20<br>100<br>150 | ps<br>ps<br>ps |
| t <sub>JITTER</sub>                      | RMS Random Clock Jitter (Note 11) f <sub>in</sub> = 400 M   | Hz     |     | 1                | ps             |
| V <sub>cross</sub>                       | Absolute Crossing Magnitude Voltage   | 250    |     | 550              | mV             |
| $\Delta V_{cross}$                       | Variation in Magnitude of V <sub>cross</sub>  |        |     | 150              | mV             |
| t <sub>r</sub> , t <sub>f</sub>          | Absolute Magnitude in Output Risetime and Falltime Qx, (From 175 mV to 525 mV)  | Qx 175 | 340 | 700              | ps             |
| $\Delta t_{r,} \Delta t_{f}$             | Variation in Magnitude of Risetime and Falltime (Single-Ended) Qx, (See Figure 4)   | Qx     |     | 125              | ps             |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- Measured by forcing V<sub>INPP</sub> (MIN) from a 50% duty cycle clock source. Measurements taken with all outputs loaded 50 Ω to GND, see Figure 9. Typical gain is 20 dB.
- 8. Measured from the input pair crosspoint to each single output pair crosspoint across temp and voltage ranges.
- 9. Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw- and Tpw+.
- 10. Skew is measured between outputs under identical transition @ 400 MHz.
- 11. Additive RMS jitter with 50% duty cycle clock signal using phase noise integrated from 12 KHz to 33 MHz




Figure 3. AC Reference Measurement




Figure 4. HCSL Output Parameter Characteristics




Figure 5. Differential Input Driven Single-Ended ( $V_{th} = V_{REFAC}$ )




Figure 6. Differential Inputs Driven Differentially




Figure 7. V<sub>th</sub> Diagram






Figure 8. V<sub>CMR</sub> Diagram




 $\begin{array}{l} \textbf{A. Connect} \ _{|REF} \ \text{pin to GND.} \\ \textbf{B. RS1, RS2: 0} \ \Omega \ \text{for Test and} \\ \textbf{Evaluation. Select to Minimizing Ringing.} \\ \textbf{C. CL1, CL2: Receiver Input Simulation} \\ \textbf{Load Capacitance Only.} \end{array}$ 

Figure 9. Typical Termination Configuration for Output Driver and Device Evaluation  $C_{Lx}$  for Test Only (Representing Receiver Input Loading); Not Added to Application




\*RTIN, Internal Input Termination Resistor


Figure 10. LVPECL Interface




\*RTIN, Internal Input Termination Resistor

Figure 11. LVDS Interface







\*RTIN, Internal Input Termination Resistor

Figure 12. Standard 50  $\Omega$  Load CML Interface

Figure 13. LVCMOS/LVTTL Interface




Figure 14. HCSL Output Structure






Figure 15. HCSL Interface Termination to LVDS

#### **ORDERING INFORMATION**


| Device        | Package            | Shipping <sup>†</sup> |
|---------------|--------------------|-----------------------|
| NB4N111KMNG   | QFN32<br>(Pb-Free) | 79 Units / Rail       |
| NB4N111KMNR4G | QFN32<br>(Pb-Free) | 1000 / Tape & Reel    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





#### **RECOMMENDED SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and

# QFN32 5x5. 0.5P


**DATE 23 OCT 2013** 

#### NOTES:

- 1. DIMENSIONS AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN
- 0.15 AND 0.30MM FROM THE TERMINAL TIP. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

|     | MILLIMETERS |      |  |
|-----|-------------|------|--|
| DIM | MIN         | MAX  |  |
| Α   | 0.80        | 1.00 |  |
| A1  |             | 0.05 |  |
| А3  | 0.20        | REF  |  |
| b   | 0.18        | 0.30 |  |
| D   | 5.00 BSC    |      |  |
| D2  | 2.95        | 3.25 |  |
| E   | 5.00        | BSC  |  |
| E2  | 2.95        | 3.25 |  |
| е   | 0.50 BSC    |      |  |
| K   | 0.20        |      |  |
| L   | 0.30        | 0.50 |  |
| 11  |             | 0.15 |  |

#### **GENERIC** MARKING DIAGRAM\*



XXXXX = Specific Device Code

= Assembly Location Α

WL = Wafer Lot = Year YY WW = Work Week = Pb-Free Package

(Note: Microdot may be in either loca-

- tion)
  \*This information is generic. Please refer to device data sheet for actual part marking.
- Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| Mounting Techniques Ref | erence Manual, SOLDERRM/D. |   |
|-------------------------|----------------------------|---|
| DOCUMENT NUMBER:        | 98AON20032D                | Electronic versions are uncontrolled except when accessed directly for Printed versions are uncontrolled except when stamped "CONTROLL" |

Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** QFN32 5x5 0.5P PAGE 1 OF 1

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

from the Document Repository.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G
ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T
NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX
ZL40226LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG
MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG
NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG
HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK854BCPZ ADCLK905BCPZ-R2 ADCLK905BCPZ-R7
ADCLK905BCPZ-WP