### 2.5 V/3.3 V 1:8 CML Fanout <br> Multi-Level Inputs w/ Internal Termination

## NB7L1008M

## Description

The NB7L1008M is a high performance differential 1:8 Clock/Data fanout buffer. The NB7L1008M produces eight identical output copies of Clock or Data operating up to 6 GHz or $10.7 \mathrm{~Gb} / \mathrm{s}$, respectively. As such, the NB7L1008M is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications. The differential inputs incorporate internal $50 \Omega$ termination resistors that are accessed through the VT pin. This feature allows the NB7L1008M to accept various logic standards, such as LVPECL, CML, LVDS, LVCMOS or LVTTL logic levels. The V REFAC reference output can be used to rebias capacitor-coupled differential or single-ended input signals. The 1:8 fanout design was optimized for low output skew applications. The NB7L1008M is a member of the GigaComm ${ }^{\text {TM }}$ family of high performance clock products.

## Features

- Input Data Rate $>12 \mathrm{~Gb} /$ s Typical
- Data Dependent Jitter < 20 ps
- Maximum Input Clock Frequency $>8 \mathrm{GHz}$ Typical
- Random Clock Jitter < 0.8 ps RMS
- Low Skew 1:8 CML Outputs, < 25 ps max
- Multi-Level Inputs, accepts LVPECL, CML, LVDS
- 160 ps Typical Propagation Delay
- 45 ps Typical Rise and Fall Times
- Differential CML Outputs, 400 mV Peak-to-Peak, Typical
- Operating Range: $\mathrm{V}_{\mathrm{CC}}=2.375 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$
- Internal Input Termination Resistors, $50 \Omega$
- $V_{\text {REFAC }}$ Reference Output
- QFN-32 Package, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Ambient Operating Temperature
- These are $\mathrm{Pb}-$ Free Devices


ON Semiconductor ${ }^{\text {® }}$
www.onsemi.com


A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week

- = Pb-Free Package
(Note: Microdot may be in either location)

SIMPLIFIED LOGIC DIAGRAM


ORDERING INFORMATION
See detailed ordering and shipping information on page 9 of this data sheet.

## NB7L1008M



Figure 1. 32-Lead QFN Pinout (Top View)

Table 1. PIN DESCRIPTION

| Pin | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| 3, 6 | IN, IN | LVPECL, CML, LVDS Input | Non-inverted / Inverted Differential Clock/Data Input. Note 1 |
| 4 | VT |  | Internal $50 \Omega$ Termination Pin for IN and IN |
| 2, 7 17,24 | GND |  | Negative Supply Voltage. (Note 2) |
| $\begin{gathered} 1,8,9,16,18 \\ 23,25,32 \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}$ |  | Positive Supply Voltage. (Note 2) |
| $\begin{aligned} & 31,30,29,28, \\ & 27,26,22,21, \\ & 20,19,15,14, \\ & 13,12,11,10 \end{aligned}$ | $\begin{gathered} \text { Q0, Q0, Q1, } \\ \text { Q1, Q2, Q2, } \\ \text { Q3, Q3, Q4, } \\ \text { Q4, Q5, Q5, } \\ \text { Q6, Q6, Q7, Q7 } \end{gathered}$ | CML | Non-inverted / Inverted Differential Output. (Note 1) |
| 5 | VREFAC |  | Output Voltage Reference for Capacitor-Coupled Inputs, only |
| - | EP | - | The Exposed Pad (EP) on the QFN-24 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to GND and is recommended to be electrically connected to GND on the PC board. |

1. In the differential configuration when the input termination pin $\left(V_{T}\right)$ is connected to a common termination voltage or left open, and if no signal is applied on $I N / \mathbb{N}$, then the device will be susceptible to self-oscillation. $\mathrm{Qn} / \mathrm{Qn}^{\text {n }}$ outputs have internal $50 \Omega$ source termination resistors.
2. All $\mathrm{V}_{\mathrm{CC}}$ and GND pins must be externally connected to the same power supply voltage to guarantee proper device operation.

Table 2. ATTRIBUTES

| Characteristics | Value |
| :--- | :---: |
| ESD Protection <br> Human Body Model <br> Machine Model |  |
| Moisture Sensitivity (Note 3) Indefinite Time of the Drypack <br> QFN-32 | $>2 \mathrm{kV}$ |
| Flammability Rating <br> Oxygen Index: 28 to 34 | Level 1 |
| Transistor Count | UL $94 \mathrm{~V}-0$ @ 0.125 in |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test | 263 |

3. For additional information, refer to Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{Cc}}$ | Positive Power Supply | GND $=0 \mathrm{~V}$ |  | 4.0 | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage | GND $=0 \mathrm{~V}$ |  | -0.5 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {INPP }}$ | Differential Input Voltage \|IN - IN| |  |  | 1.89 | V |
| In | Input Current Through $\mathrm{R}_{\mathrm{T}}(50 \Omega$ Resistor) |  |  | $\pm 40$ | mA |
| $\mathrm{I}_{\text {out }}$ | Output Current | Continuous Surge |  | $\begin{aligned} & 34 \\ & 40 \end{aligned}$ | mA |
| IVfrefac | $V_{\text {REFAC }}$ Sink/Source Current |  |  | $\pm 1.5$ | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) (Note 4) <br> TGSD 51-6 (2S2P Multilayer Test Board) with Filled Thermal Vias | $\begin{aligned} & \hline 0 \text { lfpm } \\ & 500 \text { lfpm } \end{aligned}$ | QFN-32 <br> QFN-32 | $\begin{aligned} & \hline 31 \\ & 27 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| $\theta_{\mathrm{Jc}}$ | Thermal Resistance (Junction-to-Case) | Standard Board | QFN-32 | 12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave Solder Pb-Free |  |  | 265 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
4. JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS - CML OUTPUT $\mathrm{V}_{\mathrm{CC}}=2.375 \mathrm{~V}$ to 3.6 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Note 6)

| Symbol | Characteristic |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline 3.0 \\ 2.375 \end{gathered}$ | $\begin{aligned} & \hline 3.3 \\ & 2.5 \end{aligned}$ | $\begin{gathered} \hline 3.6 \\ 2.625 \end{gathered}$ | V |

## POWER SUPPLY CURRENT

| $I_{C C}$ | Power Supply Current, Inputs and Outputs Open | 265 | 315 | mA |
| :--- | :--- | :--- | :--- | :--- |

CML OUTPUTS (Note 5, Figures 10 and 11)

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-30 \\ 3270 \\ 2470 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-10 \\ 3290 \\ 2490 \end{gathered}$ | $\begin{aligned} & \hline V_{\mathrm{CC}} \\ & 3300 \\ & 2500 \end{aligned}$ | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V ${ }_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}-600} \\ 2700 \\ 1900 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}-400} \\ 2900 \\ 2100 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-350 \\ 2950 \\ 2150 \end{gathered}$ | mV |

DIFFERENTIAL INPUTS DRIVEN SINGLE-ENDED (Notes 7 and 8) (Figures 6 and 8)

| $\mathrm{V}_{\mathrm{IH}}$ | Single-Ended Input HIGH Voltage | $\mathrm{V}_{\mathrm{th}}+100$ |  | $\mathrm{~V}_{\mathrm{CC}}$ | mV |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Single-Ended Input LOW Voltage | GND |  | $\mathrm{V}_{\mathrm{th}}-100$ | mV |
| $\mathrm{V}_{\text {th }}$ | Input Threshold Reference Voltage Range | 1100 |  | $\mathrm{~V}_{\mathrm{CC}}-100$ | mV |
| $\mathrm{V}_{\text {ISE }}$ | Single-Ended Input Voltage $\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right)$ | 200 |  | 1200 | mV |

## $V_{\text {REFAC }}$

| $\mathrm{V}_{\text {REFAC }}$ | Output Reference Voltage @ $100 \mu \mathrm{~A}$ for Capacitor - Coupled <br> Inputs, Only |  <br>  | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{CC}}-1375$ | $\mathrm{~V}_{\mathrm{CC}}-1200$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{CC}}-1325$ | $\mathrm{~V}_{\mathrm{CC}}-1200$ | $\mathrm{~V}_{\mathrm{CC}}-1075$ | mV |  |

DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (IN, IN) (Note 9) (Figures 4 and 7)

| $\mathrm{V}_{\text {IHD }}$ | Differential Input HIGH Voltage | 1100 |  | $\mathrm{~V}_{\mathrm{CC}}$ | mV |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ILD }}$ | Differential Input LOW Voltage | GND |  | $\mathrm{V}_{\text {IHD }}-100$ | mV |
| $\mathrm{V}_{\text {ID }}$ | Differential Input Voltage (V $\left.\mathrm{V}_{\text {IHD }}-\mathrm{V}_{\text {ILD }}\right)$ | 100 |  | 1200 | mV |
| $\mathrm{I}_{\text {IH }}$ | Input HIGH Current | -150 | 40 | +150 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | -150 | 5 | +150 | $\mu \mathrm{~A}$ |

## TERMINATION RESISTORS

| $\mathrm{R}_{\text {TIN }}$ | Internal Input Termination Resistor | 45 | 50 | 55 | $\Omega$ |
| :---: | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\text {TOUT }}$ | Internal Output Termination Resistor | 45 | 50 | 5 |  |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.
5. CML outputs loaded with $50 \Omega$ to Vcc for proper operation.
6. Input and output parameters vary $1: 1$ with $V_{C C}$.
7. $\mathrm{V}_{\mathrm{th}}, \mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}$, and $\mathrm{V}_{\text {ISE }}$ parameters must be complied with simultaneously.
8. $V_{\text {th }}$ is applied to the complementary input when operating in single-ended mode.
9. $\mathrm{V}_{\text {IHD }}, \mathrm{V}_{\text {ILD }}, \mathrm{V}_{\text {ID }}$, and $\mathrm{V}_{\mathrm{CMR}}$ parameters must be complied with simultaneously.

Table 5. AC CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=2.375 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Note 10)

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {DATA }}$ | Maximum Operating Input Data Rate | 10 | 12 |  | Gb/s |
| $\mathrm{f}_{\text {INCLK }}$ | Maximum Input Clock Frequency, $\mathrm{V}_{\text {OUTPP }} \geq 200 \mathrm{mV}$ | 6 | 8 |  | GHz |
| $\mathrm{V}_{\text {OUTPP }}$ | Output Voltage Amplitude (see Figures 2 and 5, Note 11) $\begin{aligned} & f_{\text {in }} \leq 4 \mathrm{GHz} \\ & \mathrm{f}_{\mathrm{in}} \leq 6 \mathrm{GHz} \end{aligned}$ | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ | $\begin{aligned} & 400 \\ & 350 \end{aligned}$ |  | mV |
| $\mathrm{V}_{\text {CMR }}$ | Input Common Mode Range (Differential Configuration, Note 12, Figure 9) | 600 |  | $\mathrm{V}_{\mathrm{CC}}-50$ | mV |
| $\mathrm{t}_{\text {PLH, }}, \mathrm{t}_{\text {PHL }}$ | Propagation Delay to Output Differential, IN/IN to Qn/Qn | 100 | 160 | 250 | ps |
| $\mathrm{t}_{\text {PLH }}$ TC | Propagation Delay Temperature Coefficient $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | 35 |  | fs $/{ }^{\circ} \mathrm{C}$ |
| $t_{\text {DC }}$ | Output Clock Duty Cycle fin $\leq 6 \mathrm{GHz}$ | 45 | 49/51 | 55 | \% |
| tskew | Duty Cycle Skew (Note 13) Within Device Skew (Note 14) Device to Device Skew (Note 15) |  | $\begin{gathered} 0.15 \\ 7 \\ 25 \end{gathered}$ | $\begin{aligned} & 1 \\ & 25 \\ & 70 \end{aligned}$ | ps |
| $\mathrm{t}_{\text {JITTER }}$ | Clock Jitter RMS, 1000 Cycles (Note 16) $\mathrm{f}_{\text {in }} \leq 6 \mathrm{GHz}$ Data Dependent Jitter (DDJ) (Note 17) $\leq 10 \mathrm{~Gb} / \mathrm{s}$ |  | $\begin{gathered} 0.2 \\ 3 \end{gathered}$ | $\begin{aligned} & 0.8 \\ & 20 \end{aligned}$ | ps |
| VINPP | Input Voltage Swing (Differential Configuration) (Note 18) (Figure 5) | 100 |  | 1200 | mV |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Output Rise/Fall Times (20\% - 80\%) Qn, Qn | 20 | 45 | 70 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm.
10. Measured using a 400 mV source, $50 \%$ duty cycle 1 GHz clock source. All outputs must be loaded with external $50 \Omega$ to $\mathrm{V}_{\mathrm{Cc}}$. Input edge rates $40 \mathrm{ps}(20 \%-80 \%)$.
11. Output voltage swing is a single-ended measurement operating in differential mode.
12. VIHD
13. Duty cycle skew is measured between differential outputs using the deviations of the sum of $\mathrm{T}_{\mathrm{pw}}{ }^{-}$and $\mathrm{T}_{\mathrm{pw}}{ }^{+} @ 1 \mathrm{GHz}$.
14. Within device skew compares coincident edges.
15. Device to device skew is measured between outputs under identical transition
16. Additive CLOCK jitter with $50 \%$ duty cycle clock signal.
17. Additive Peak-to-Peak jitter with input NRZ data at PRBS23.
18. Input voltage swing is a single-ended measurement operating in differential mode.



Figure 3. Input Structure

Figure 2. Output Voltage Amplitude ( $\mathrm{V}_{\text {OUTPP }}$ )
vs. Input Frequency ( $\mathrm{f}_{\mathrm{in}}$ ) at Ambient
Temperature (Typical)


Figure 4. Differential Inputs Driven Differentially


Figure 6. Differential Input Driven Single-Ended


Figure 8. $\mathbf{V}_{\text {th }}$ Diagram


Figure 5. AC Reference Measurement


Figure 7. Differential Inputs Driven Differentially


Figure 9. $\mathrm{V}_{\mathrm{CMR}}$ Diagram

## NB7L1008M



Figure 10. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8173/D)


Figure 11. Typical CML Output Structure and Termination

## NB7L1008M



Figure 12. LVPECL Interface


Figure 13. LVDS Interface


Figure 14. Standard $50 \Omega$ Load CML Interface



Figure 15. Capacitor-Coupled Differential Interface ( $\mathrm{V}_{\mathrm{T}}$ Connected to $\mathrm{V}_{\text {REFAC }}$ )
${ }^{*} \mathrm{~V}_{\text {REFAC }}$ bypassed to ground with a $0.01 \mu \mathrm{~F}$ capacitor


Figure 16. Capacitor-Coupled
Single-Ended Interface
( $\mathrm{V}_{\mathrm{T}}$ Connected to $\mathrm{V}_{\text {REFAC }}$ )

Designations Quadrant A = Upper Left Quadrant $\mathrm{B}=$ Upper Right Quadrant $\mathrm{C}=$ Lower Left Quadrant D = Lower Right


Figure 17. Tape and Reel Pin 1 Quadrant Orientation

ORDERING INFORMATION

| Device | Package | Shipping |
| :---: | :---: | :---: |
| NB7L1008MMNG | QFN32 <br> (Pb-Free) | 74 Units / Tube |
| NB7L1008MMNR4G | QFN32 <br> (Pb-Free) | $1000 /$ Tape \& Reel <br> (Pin 1 Orientation in Quadrant B, Figure 17) |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

QFN32 5x5, 0.5P
CASE 488AM ISSUE A

DATE 23 OCT 2013
SCALE 2:1


1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED

TERMINAL AND IS MEASURED BETWEEN
0.15 AND 0.30MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 0.80 | 1.00 |
| A1 | --- | 0.05 |
| A3 | 0.20 REF |  |
| b | 0.18 | 0.30 |
| D | 5.00 BSC |  |
| D2 | 2.95 | 3.25 |
| E | 5.00 BSC |  |
| E2 | 2.95 | 3.25 |
| e | 0.50 BSC |  |
| K | 0.20 | --- |
| L | 0.30 | 0.50 |
| L1 | --- | 0.15 |

GENERIC
MARKING DIAGRAM*

1 | 0 |
| :---: |
| XXXXXXXX |
| XXXXXXXX |
| AWLYYWW: |
| $\cdot$ |

XXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week

- = Pb-Free Package

RECOMMENDED SOLDERING FOOTPRINT*

*For additional information on our $\mathrm{Pb}-F r e e$ strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
(Note: Microdot may be in either loca-
*+ifn) information is generic. Please refer to device data sheet for actual part marking.
Pb-Free indicator, " G " or microdot " $\quad$ ", may or may not be present.

| DOCUMENT NUMBER: | 98AON20032D | Electronic versions are uncontrolled except when accessed directly from the Document Repositiory. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | QFN32 5x5 0.5P | PAGE 1 OF 1 |

[^0] ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Buffer category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX ZL40226LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK854BCPZ ADCLK905BCPZ-R2 ADCLK905BCPZ-R7 ADCLK905BCPZ-WP


[^0]:    ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.

