# 2.5V/3.3V 12 Gb/s Differential Clock/Data SmartGate with CML Output and Internal Termination

The NB7L86M is a multi-function differential Logic Gate, which can be configured as an AND/NAND, OR/NOR, XOR/XNOR, or 2:1 MUX. This device is part of the GigaComm family of high performance Silicon Germanium products. The NB7L86M is an ultra-low jitter multi-logic gate with a maximum data rate of 12 Gb/s and input clock frequency of 8 GHz suitable for Data Communication Systems, Telecom Systems, Fiber Channel, and GigE applications.

Differential inputs incorporate internal 50  $\Omega$  termination resistors and accept LVNECL (Negative ECL), LVPECL (Positive ECL), LVCMOS, LVTTL, CML, or LVDS. The differential 16 mA CML output provides matching internal 50  $\Omega$  termination, and 400 mV output swing when externally terminated 50  $\Omega$  to VCC.

The device is housed in a low profile 3x3 mm 16-pin QFN package. Application notes, models, and support documentation are available on www.onsemi.com.

#### **Features**

- Maximum Input Clock Frequency up to 8 GHz
- Maximum Input Data Rate up to 12 Gb/s Typical
- < 0.5 ps of RMS Clock Jitter
- < 10 ps of Data Dependent Jitter
- 30 ps Typical Rise and Fall Times
- 90 ps Typical Propagation Delay
- 2 ps Typical Within Device Skew
- Operating Range:  $V_{CC} = 2.375 \text{ V}$  to 3.465 V with  $V_{EE} = 0 \text{ V}$
- CML Output Level (400 mV Peak-to-Peak Output) Differential Output
- 50  $\Omega$  Internal Input and Output Termination Resistors
- Functionally Compatible with Existing 2.5 V/3.3 V LVEL, LVEP, EP and SG Devices
- These are Pb-Free Devices




Figure 1. Simplified Logic Diagram



### ON Semiconductor®

http://onsemi.com

# MARKING DIAGRAM\* 16 1 O NB7L 86M MN SUFFIX

A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
■ Pb-Free Package

**CASE 485G** 

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

<sup>\*</sup>For additional marking information, refer to Application Note AND8002/D.




Figure 2. Pin Configuration (Top View)

#### **Table 1. PIN DESCRIPTION**

Pin	Name	I/O	Description
1, 9	V <sub>CC</sub>	Power Supply	Positive supply voltage. All $V_{CC}$ pins must be externally connected to power supply to guarantee proper operation.
2	SEL	LVPECL, CML, LVCMOS, LVTTL, LVDS Input	Inverted differential select logic input.
3	SEL	LVPECL, CML, LVCMOS, LVTTL, LVDS Input	Non-inverted differential select logic Input.
4	$V_{TSEL}$	-	Common internal 50 $\Omega$ termination pin for SEL/SEL. See Table 6. (Note 1)
5	V <sub>TD1</sub>	-	Internal 50 $\Omega$ termination pin for D1. See Table 6. (Note 1)
6	D1	LVPECL, CML, LVCMOS, LVTTL, LVDS Input	Non-inverted differential clock/data input D1. (Note 1)
7	D1	LVPECL, CML, LVCMOS, LVTTL, LVDS Input	Inverted differential clock/data input $\overline{D1}$ . (Note 1)
8	V <sub>TD1</sub>	-	Internal 50 $\Omega$ termination pin for $\overline{\text{D1}}.$ See Table 6. (Note 1)
10	Q	CML Output	Non-inverted output with internal 50 $\Omega$ source termination resistor. (Note 2)
11	Q	CML Output	Inverted output with internal 50 $\Omega$ source termination resistor. (Note 2)
12	V <sub>EE</sub>	Power Supply	Negative supply voltage. All $V_{\text{EE}}$ pins must be externally connected to power supply to guarantee proper operation.
13	$V_{TD0}$	-	Internal 50 $\Omega$ termination pin for D0. (Note 1)
14	D0	LVPECL, CML, LVCMOS, LVTTL, LVDS Input	Non-inverted differential clock/data input $\overline{D0}$ . (Note 1)
15	D0	LVPECL, CML, LVCMOS, LVTTL, LVDS Input	Non-inverted differential clock/data input D0. (Note 1)
16	$V_{TD0}$	-	Internal 50 $\Omega$ termination pin for $\overline{\text{D0}}$ . (Note 1)
-	EP	-	Exposed Pad. Thermal pad on the package bottom must be attached to a heatsinking conduit to improve heat transfer. It is recommended to connect the EP to the lower potential ( $V_{\text{EE}}$ ).

In the differential configuration when the input termination pins (V<sub>TDx</sub>, V<sub>TDx</sub>, V<sub>TSEL</sub>) are connected to a common termination voltage or left open, and if no signal is applied on Dx, Dx, SEL and SEL then the device will be susceptible to self–oscillation.
 CML output require 50 Ω receiver termination resistor to VCC for proper operation.

D0

0

0

0

0

specified otherwise.




Figure 3. Configuration for AND/NAND Function




Table 3. OR/NOR TRUTH TABLE (Note 4)

Table 2. AND/NAND TRUTH TABLE (Note 3)

D1

0

0

1

1

b

SEL

0

1

0

1

DO, D1, SEL are complementary of D0, D1, SEL unless

∝ AND b

Q

0

0

0

1

Table 3. On/NOT ITIOTH TAble (Note 4)								
α		β	∝ or β					
D0	D1	SEL	Q					
0	1	0	0					
0	1	1	1					
1	1	0	1					
1	1	1	1					

4.  $\overline{D0}$ ,  $\overline{D1}$ ,  $\overline{SEL}$  are complementary of D0, D1, SEL unless specified otherwise.




Figure 4. Configuration for OR/NOR Function




Figure 5. Configuration for XOR/XNOR Function

Table 4. XOR/XNOR TRUTH TABLE (Note 5)

α		β	∝ XOR β
D0	D1	SEL	Q
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0

DO, D1, SEL are complementary of D0, D1, SEL unless specified otherwise.




Figure 6. Configuration for 2:1 MUX Function

#### Table 5. 2:1 MUX TRUTH TABLE (Note 6)

SEL	Q
1	D1
0	D0

6. Do, D1, SEL are complementary of D0, D1, SEL unless specified otherwise.

#### **Table 6. ATTRIBUTES**

Characte	Value				
ESD Protection	Human Body Model Machine Model Charged Device Model	> 15 > 5 > 50	0 V		
Moisture Sensitivity (Note 7)		Pb Pkg Pb-Free			
	QFN-16	Level 1	Level 1		
Flammability Rating	UL 94 V-0 @ 0.125 in				
Transistor Count	40	00			
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test					

<sup>7.</sup> For additional Moisture Sensitivity information, refer to Application Note AND8003/D.

#### **Table 7. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
$V_{CC}$	Positive Power Supply	V <sub>EE</sub> = 0 V		3.6	V
VI	Input Voltage	V <sub>EE</sub> = 0 V	$V_{EE} \le V_I \le V_{CC}$	3.6	V
V <sub>INPP</sub>	Differential Input Voltage  D - D	$\begin{array}{ccc} V_{CC} - V_{EE} \geq & 2.8 \ V \\ V_{CC} - V_{EE} < & 2.8 \ V \\ \end{array}$		2.8  V <sub>CC</sub> – V <sub>EE</sub>	V
I <sub>IN</sub>	Input Current Through $R_T$ (50 $\Omega$ Resistor)	Continuous Surge		25 50	mA mA
l <sub>out</sub>	Output Current	Continuous Surge		25 50	mA mA
T <sub>A</sub>	Operating Temperature Range	QFN-16		-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (Note 8)	0 lfpm 500 lfpm	QFN-16 QFN-16	42 36	°C/W °C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	2S2P (Note 8)	QFN-16	3 to 4	°C/W
T <sub>sol</sub>	Wave Solder Pb Pb-Free			265 265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

8. JEDEC standard multilayer board – 2S2P (2 signal, 2 power).

Table 8. DC CHARACTERISTICS ( $V_{CC}$  = 2.375 V to 3.465 V,  $V_{EE}$  = 0 V,  $T_A$  = -40°C to +85°C)

Symbol	Characteristic		Min	Тур	Max	Unit
I <sub>CC</sub>	Power Supply Current (Inputs and Outputs Open)			38	50	mA
V <sub>OH</sub>	Output HIGH Voltage (Notes 9 and 10)		V <sub>CC</sub> – 60	V <sub>CC</sub> – 30	$V_{CC}$	mV
V <sub>OL</sub>	Output LOW Voltage (Notes 9 and 10)		V <sub>CC</sub> – 460	V <sub>CC</sub> – 400	V <sub>CC</sub> – 310	mV
Differential	Input Driven Single-Ended (see Figures 16 & 18)					
V <sub>th</sub>	Input Threshold Reference Voltage Range (Note 11	)	1125		V <sub>CC</sub> – 75	mV
V <sub>IH</sub>	Single-ended Input HIGH Voltage (Note 12)		V <sub>th</sub> + 75		V <sub>CC</sub>	mV
V <sub>IL</sub>	Single-ended Input LOW Voltage (Note 12)		$V_{EE}$		V <sub>CC</sub> – 150	mV
Differential	Inputs Driven Differentially (see Figures 17 & 19)					
V <sub>IHD</sub>	Differential Input HIGH Voltage		1200		V <sub>CC</sub>	mV
V <sub>ILD</sub>	Differential Input LOW Voltage		$V_{EE}$		V <sub>CC</sub> – 75	mV
$V_{CMR}$	Input Common Mode Range (Differential Configura	tion)	1163		V <sub>CC</sub> – 38	mV
$V_{\text{ID}}$	Differential Input Voltage (V <sub>IHD -</sub> V <sub>ILD</sub> )		75		2500	mV
I <sub>IH</sub>	Input HIGH Current	D0/D0/D1/D1 SEL/SEL	0 0	50 20	150 150	μΑ
I <sub>IL</sub>	Input LOW Current	D0/D0/D1/D1 SEL/SEL	–50 –50	50 20	100 100	μΑ
R <sub>TIN</sub>	Internal Input Termination Resistor		45	50	55	Ω
R <sub>TOUT</sub>	Internal Output Termination Resistor		45	50	55	Ω
R <sub>Temp Coef</sub>	Internal I/O Termination Resistor Temperature Coef	ficient		6.38		mΩ/°C

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

<sup>9.</sup> CML outputs require 50  $\Omega$  receiver termination resistors to  $V_{CC}$  for proper operation. 10. Input and output parameters vary 1:1 with  $V_{CC}$ . 11.  $V_{th}$  is applied to the complementary input when operating in single–ended mode. 12.  $V_{CMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{CMR}$  max varies 1:1 with  $V_{CC}$ .

Table 9. AC CHARACTERISTICS ( $V_{CC} = 2.375 \text{ V}$  to 3.465 V,  $V_{EE} = 0 \text{ V}$ ; Note 13)

Symbol	Characteristic		-40°C		25°C			85°C			Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
V <sub>OUTPP</sub>	Output Voltage Amplitude (@V <sub>INPPmin</sub> ) $f_{in} \le 4$ GHz (See Figure 7) $f_{in} \le 8$ GHz	240 125	350 230		240 125	350 230		240 125	350 230		mV
f <sub>data</sub>	Maximum Operating Data Rate	10.7	12		10.7	12		10.7	12		Gb/s
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Dx/Dx to Q/Q Output Differential @ 1 GHz SEL/SEL to Q/Q (See Figure 7)	70 110	90 135	120 180	70 110	90 135	120 180	70 110	90 135	120 180	ps
t <sub>SKEW</sub>	Duty Cycle Skew (Note 14) Device-to-Device Skew (Note 15)		2.0 5.0	10 20		2.0 5.0	10 20		2.0 5.0	10 20	ps
t <sub>S</sub>	Set-Up Time (Dx to SEL)	100			100			100			ps
t <sub>H</sub>	Hold-Up Time (Dx to SEL)	-15			-15			-15			ps
t <sub>JITTER</sub>	RMS Random Clock Jitter (Note 16) $f_{in} = 4 \text{ GHz}$ $f_{in} = 8 \text{ GHz}$ Peak/Peak Data Dependent Jitter $f_{data} = 5 \text{ Gb/s}$ (Note 17) $f_{data} = 10 \text{ Gb/s}$		0.2 0.2 2.0 4.0	0.5 0.5 8.0 10		0.2 0.2 2.0 4.0	0.5 0.5 8.0 10		0.2 0.2 2.0 4.0	0.5 0.5 8.0 10	ps
V <sub>INPP</sub>	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 18)	75	400	2500	75	400	2500	75	400	2500	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times @ 1 GHz Q, Q (20% – 80%)		35	60		35	60		35	60	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 13. Measured by forcing  $V_{INPP}$  (TYP) from a 50% duty cycle clock source. All loading with an external  $R_L$  = 50  $\Omega$  to  $V_{CC}$ . Input edge rates 40 ps (20% - 80%).
- 14. Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw- and Tpw+ @1 GHz.
- 15. Device to device skew is measured between outputs under identical transition @ 1 GHz.
- 16. Additive RMS jitter with 50% duty cycle clock signal.
  17. Additive peak-to-peak data dependent jitter with input NRZ data (PRBS 2<sup>23</sup>-1).
- 18. V<sub>INPP</sub> (MAX) cannot exceed V<sub>CC</sub> V<sub>EE</sub>. Input voltage swing is a single-ended measurement operating in differential mode.




Figure 7. Output Voltage Amplitude (VOUTPP) versus Input Clock Frequency (fin) at Ambient Temperature (Typical)




Figure 8. Typical Output Waveform at 2.488 Gb/s with PRBS  $2^{23}$ -1 ( $V_{inpp}$  = 75 mV)

\*Input signal DDJ = 10 ps




Figure 9. Typical Output Waveform at 2.488 Gb/s with PRBS  $2^{23}$ -1 ( $V_{inpp}$  = 400 mV)




Figure 10. Typical Output Waveform at 10 Gb/s with PRBS  $2^{23}-1$  ( $V_{inpp} = 75 \text{ mV}$ )

\*\*Input signal DDJ = 12 ps




Figure 11. Typical Output Waveform at 10 Gb/s with PRBS  $2^{23}$ -1 ( $V_{inpp}$  = 400 mV)




Figure 12. Typical Output Waveform at 12 Gb/s with PRBS  $2^{23}-1$  ( $V_{inpp} = 75 \text{ mV}$ )

\*\*\*Input signal DDJ = 14 ps




Figure 13. Typical Output Waveform at 12 Gb/s with PRBS  $2^{23}$ -1 ( $V_{inpp}$  = 400 mV)




Figure 14. AC Reference Measurement




Figure 15. Typical Termination for Output Driver and Device Evaluation (Refer to Application Note AND8173 – Termination and Interface of ON Semiconductor of ECL Logic Devices with CML Output Structure)




Figure 16. Differential Input Driven Single-Ended




Figure 17. Differential Inputs Driven
Differentially




Figure 18. V<sub>th</sub> Diagram




Figure 19.  $V_{\rm CMR}$  Diagram




Figure 20. CML Output Structure

# Table 10. INTERFACING OPTIONS

INTERFACING OPTIONS	CONNECTIONS
CML	Connect VTD0, VTD0, VTD1, VTSEL to V <sub>CC</sub>
LVDS	Connect VTD0, VTD0 together for D0 input. Connect VTD1, VTD1 together for D0 input.  Leave VTSEL open for SEL input.
AC-COUPLED	Bias VTD0, VTD0, VTSEL and VTD1, VTD1 Inputs within (V <sub>CMR</sub> ) Common Mode Range
RSECL, LVPECL	Standard ECL Termination Techniques. See AND8020/D.
LVTTL, LVCMOS	An external voltage should be applied to the unused complementary differential input. Nominal voltage 1.5 V for LVTTL and $V_{\rm CC}/2$ for LVCMOS inputs.

## **Application Information**

All inputs can accept PECL, CML, and LVDS signal levels. The input voltage can range from  $V_{CC}$  to 1.2 V.

Examples interfaces are illustrated below in a 50  $\Omega$  environment (Z = 50  $\Omega$ ).




Figure 21. CML to CML Interface




Figure 22. PECL to CML Receiver Interface





Figure 23. LVDS to CML Receiver Interface

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB7L86MMNG	QFN-16 (Pb-Free)	123 Units/Rail
NB7L86MMNR2G	QFN-16 (Pb-Free)	3000 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 📖 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its partner rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163. Denver. Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

74HC85N NLU1G32AMUTCG NLV7SZ58DFT2G CD4068BE NL17SG32P5T5G NL17SG86DFT2G NLV14001UBDR2G

NLX1G11AMUTCG NLX1G97MUTCG 74LS38 74LVC32ADTR2G MC74HCT20ADTR2G NLV17SZ00DFT2G NLV17SZ02DFT2G

NLV74HC02ADR2G 74HC32S14-13 74LS133 74LVC1G32Z-7 M38510/30402BDA 74LVC1G86Z-7 74LVC2G08RA3-7

NLV74HC08ADTR2G NLV74HC14ADR2G NLV74HC20ADR2G NLX2G86MUTCG 5962-8973601DA 74LVC2G02HD4-7

NLU1G00AMUTCG 74LVC2G32RA3-7 74LVC2G00HD4-7 NL17SG02P5T5G 74LVC2G00HK3-7 74LVC2G86HK3-7

NLX1G99DMUTWG NLVVHC1G00DFT2G NLVHC1G08DFT2G NLV7SZ57DFT2G NLV74VHC04DTR2G NLV27WZ86USG

NLV27WZ00USG NLU1G86CMUTCG NLU1G08CMUTCG NL17SZ32P5T5G NL17SZ00P5T5G NL17SH02P5T5G 74AUP2G00RA3-7

NLV74HC02ADTR2G NLX1G332CMUTCG NL17SG86P5T5G NL17SZ05P5T5G