### 3.3 V USB 3.1 Gen-2 10 Gbps Dual Channel / Single Port Linear Redriver

## NB7NPQ1102M

## Description

The NB7NPQ1102M is a high performance single-Port linear redriver designed for USB 3.1 Gen 1 and USB 3.1 Gen 2 applications that supports both 5 Gbps and 10 Gbps data rates. Signal integrity degrades from PCB traces, transmission cables, and inter-symbol interference (ISI). The NB7NPQ1102M compensates for these losses by engaging varying levels of equalization at the input receiver, and flat gain amplification on the output transmitter.

The NB7NPQ1102M offers programmable equalization and flat gain to optimize performance over various physical mediums.

The NB7NPQ1102M contains an automatic receiver detect function which will determine whether the output is active. The receiver detection loop will be active if the corresponding channel's signal detector is idle for a period of time. The channel will then move to Unplug Mode if a load is not detected, or it will return to Low Power Mode (Slumber mode) due to inactivity. Both the channels are independent with individual controls.

The NB7NPQ1102M comes in a $2.5 \times 4.5 \mathrm{~mm}$ WQFN30 package and is specified to operate across the entire industrial temperature range, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## Features

- $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ Power Supply
- 5 Gbps \& 10 Gbps Serial Link with Linear Amplifier
- Device Supports USB 3.1 Gen 1 and USB 3.1 Gen 2 Data Rates
- USB 3.1 Super Speed Gen1 \& Gen2 Standard Compliant
- Automatic Receiver Detection
- Integrated Input and Output Termination
- Pin Adjustable Receiver Equalization and Flat Gain
- Pin Adjustable Output Linear Swing
- $100 \Omega$ Differential CML I/O's
- Auto Slumber Mode for Adaptive Power Management
- Hot-Plug Capable
- ESD Protection $\pm 4 \mathrm{kV}$ HBM
- Operating Temperature Range Industrial: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Package: WQFN30, $2.5 \times 4.5 \mathrm{~mm}$
- This is a $\mathrm{Pb}-$ Free Device

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


WQFN30 CASE 510CK

MARKING DIAGRAM
${ }^{\circ}$ NB7N
1102
ALYW

A = Assembly Location
L = Wafer Lot
$Y=$ Year
W = Work Week

- = Pb-Free Package


## ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: |
| NB7NPQ1102MMTTWG | WQFN30 <br> (Pb-Free) | $3000 /$ Tape <br> \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## Typical Applications

- USB3.1 Type-A and Type-C Signal Routing
- Mobile Phone and Tablet
- Computer, Laptop and Notebook
- External Storage Device
- Docking Station and Dongle
- Active Cable, Back Planes
- Gaming Console, Smart T.V


Figure 1. Logic Diagram of NB7NPQ1102M


Figure 2. WQFN30 Package Pinout (Top View)

Table 1. PIN DESCRIPTION

| Pin Number | Pin Name | Type |  |
| :---: | :---: | :---: | :--- | :--- |
| $1,10,16,25$ | VDD | POWER | 3.3 V power supply. VDD pins must be externally connected to power supply. |

Note. If EQx, FGx, SWx, and EN are needed to be at a logic High level in the application, then they must be powered simultaneously with $\mathrm{V}_{\mathrm{DD}}$, or later.

## Power Management

The NB7NPQ1102M has an adaptive power management feature in order to minimize power consumption. When there is no termination detected, the corresponding channel will change to low power slumber mode. Accordingly, both channels will move to low power slumber mode individually. Both the channels are independent with separate controls.

While in the low power slumber mode, the receiver signal detector will continue to monitor the input channel. If a channel is in low power slumber mode, the receiver detection loop will be active again. If a load is not detected, then the channel will move to Device Unplug Mode and continuously monitor for the load. When a load is detected, the channel will return to Low Power Slumber Mode and receiver detection will be active again per 6 ms .

## NB7NPQ1102M

Table 2. OPERATING MODES

| Modes | RIN | ROUT |
| :---: | :---: | :---: |
| Power Down Mode | $67 \mathrm{k} \Omega$ to Ground | High Z |
| Unplug Mode | High Z | $40 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{DD}}$ |
| Low Power Slumber Mode | $50 \Omega$ to $\mathrm{V}_{\mathrm{DD}}$ | $40 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{DD}}$ |
| Active Mode | $50 \Omega$ to $\mathrm{V}_{\mathrm{DD}}$ | $50 \Omega$ to $\mathrm{V}_{\mathrm{DD}}$ |

Table 3. EQUALIZATION SETTINGS:

| EQA/ EQB | EQ (dB) |  |
| :---: | :---: | :---: |
|  | @ 2.5 GHz | @ 5 GHz |
| Low "L" (Pin tied to Ground) | 5.0 | 11.5 |
| Rext "R" <br> $(68 \mathrm{k} \Omega$ tied from pin to Ground) | 2.7 | 7.4 |
| FLOAT "F" (Pin open) | 4.0 | 9.9 (Default) |
| HIGH "H" (Pin tied to $\left.\mathrm{V}_{\mathrm{DD}}\right)$ | 6.5 | 13.1 |

Table 4. FLAT GAIN SETTING

| FGA/ FGB | FG (dB) |
| :---: | :---: |
| Low "L" (Pin tied to Ground) | -1.2 |
| Rext "R" (68 k $\Omega$ tied from pin to Ground) | 0 |
| FLOAT "F" (Pin open) | +1.0 (Default) |
| HIGH "H" (Pin tied to $\left.\mathrm{V}_{\mathrm{DD}}\right)$ | +2.0 |

Table 5. SWING SETTING

| SWA/ SWB | SW (mVppd) |
| :---: | :---: |
| Low "L" <br> (Pin tied to Ground) | 800 |
| Rext "R" (68 k $\Omega$ tied from pin to Ground) | 1200 |
| FLOAT "F" <br> (Pin open) | 1000 <br> (Default) |
| HIGH "H" <br> (Pin tied to VD) | 1100 |

Table 6. CHANNEL ENABLE SETTING

| EN | Status |
| :---: | :---: |
| Low "0" <br> (Pin tied to Ground) | Disabled |
| HIGH "1" <br> (Pin tied to $\left.V_{\text {DD }}\right)$ | Enabled (Default) |

Table 7. RECEIVER DETECTION SETTING

| RXDET_EN | Status |
| :---: | :---: |
| Low "0" |  |
| (Pin tied to Ground) | Disabled |
| HIGH "1" <br> (Pin tied to $V_{\text {DD }}$ ) | Enabled (Default) |

Table 8. ATTRIBUTES

| Parameter |  |  |
| :--- | :--- | :---: |
| ESD Protection | $\begin{array}{l}\text { Human Body Model } \\ \text { Charged Device Model }\end{array}$ | $\pm 4 \mathrm{kV}$ |
|  | $>1.5 \mathrm{kV}$ |  |$]$| Level 1 |
| :--- |
| Moisture Sensitivity, Indefinite Time Out of Dry pack (Note 1) |
| Flammability Rating |
| Transistor Count |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latch-up Test |

1. For additional information, see Application Note AND8003/D.

Table 9. ABSOLUTE MAXIMUM RATINGS Over operating free-air temperature range (unless otherwise noted)

| Parameter | Description | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage (Note 2) | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 | 4.6 | V |
| Voltage range at any input or output terminal | Differential I/O | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
|  | LVCMOS inputs | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| Output Current |  | -25 | +25 | mA |
| Power Dissipation, Continuous |  |  | 1.0 | W |
| Storage Temperature Range, $\mathrm{T}_{\mathrm{SG}}$ |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature, $\mathrm{T}_{J}$ |  |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Junction-to-Ambient Thermal Resistance @ 500 Ifm, $\theta_{\mathrm{JA}}($ Note 3) |  |  | TBD | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Wave Solder, Pb-Free, TSOL |  |  | 265 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
2. All voltage values are with respect to the GND terminals.
3. JEDEC standard multilayer board - 2S2P (2 signal, 2 power).

## NB7NPQ1102M

Table 10. RECOMMENDED OPERATING CONDITIONS Over operating free-air temperature range (unless otherwise noted)

| Parameter | Description | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Main power supply | 3.0 | 3.3 | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | Industrial Temperature Range | -40 |  | +85 |
| $\mathrm{C}_{\mathrm{AC}}$ | AC coupling capacitor | 75 | 100 | 265 | nF |
| Rext | External Resistor for input control setting " $\mathrm{R} ", \pm 5 \%$ |  | 68 |  | $\mathrm{k} \Omega$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
Table 11. POWER SUPPLY CHARACTERISTICS and LATENCY

| Symbol | Parameter | Test Conditions | Min | Typ (Note 4) | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage |  | 3.0 | 3.3 | 3.6 | V |
| IDD $_{\text {Active }}$ | Active mode current | $\mathrm{EN}=1,10$ Gbps, compliance test pattern |  | 115 |  | mA |
| IDD <br> LPSlumber | Low Power Slumber mode <br> current | $\mathrm{EN}=1$, no input signal longer than TLP-Slumber |  | 0.4 | 0.64 | mA |
| IDD Unplug | Unplug mode current | $\mathrm{EN}=1$, no output load is detected |  | 0.36 | 0.45 | mA |
| IDDpd | Power-down mode current | $\mathrm{EN}=0$ |  | 10 | 50 | $\mu \mathrm{~A}$ |
| tpd | Latency | From Input to Output |  |  | 2 | ns |

4. TYP values use $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Table 12. CML RECEIVER AC/DC CHARACTERISTICS
$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ Over operating free-air temperature range (unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R ${ }_{\text {RX-DIFF-DC }}$ | Differential Input Impedance (DC) |  | 72 | 100 | 120 | $\Omega$ |
| RRX-SINGLE-DC | Single-ended Input Impedance (DC) | Measured with respect to GND over a voltage of 500 mV max. | 18 |  | 30 | $\Omega$ |
| ZRX-HIZ-DC-PD | Common-mode input impedance for $\mathrm{V}>0$ during reset or power-down (DC) | $\mathrm{VCM}=0$ to 500 mV | 25 |  |  | k $\Omega$ |
| $\mathrm{V}_{\text {RX-CM-AC-P }}$ | Common mode peak voltage | AC up to 5 GHz |  |  | 150 | mVpeak |
| $\begin{gathered} \mathrm{V}_{\mathrm{RX} \text {-CM-DC- }} \\ \text { Active-Idle-Delta-P } \end{gathered}$ | $\begin{aligned} & \text { Common mode peak voltage } \\ & \mid \mathrm{Avg} \mathrm{UO}_{\left(\left\|\mathrm{V}_{\mathrm{RX}-\mathrm{D}_{+}}+\mathrm{V}_{\mathrm{RX}-\mathrm{D}-}\right\|\right) / 2-\mathrm{AvgU1}\left(\mid \mathrm{V}_{\mathrm{RX}}\right.} \\ & \left.\mathrm{D}_{+}+\mathrm{V}_{\mathrm{RX}-\mathrm{D}-\mid}\right) / 2 \mid \end{aligned}$ | Between U0 and U1. AC up to 5 GHz |  |  | 200 | mVpeak |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 13. LVCMOS CONTROL PIN CHARACTERISTICS
$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ Over operating free-air temperature range (unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

2-LEVEL CONTROL PINS LVCMOS INPUTS (EN, RXDET_EN)

| $\mathrm{V}_{\mathrm{IH}}$ | DC Input Logic HIGH "1" |  | $0.65 * \mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | DC Input Logic LOW "0" |  | GND | GND | $0.35 * \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\mathrm{IH}}$ | High-level input current |  |  |  | 25 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Low-level input current |  | -25 |  |  | $\mu \mathrm{~A}$ |

4-LEVEL CONTROL PINS LVCMOS INPUTS (EQA/EQB, FGA/FGB, SWA/SWB)

| $\mathrm{V}_{I H}$ | DC Input Logic HIGH; Setting "H" | Input pin connected to VDD | $0.92 * \mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ |  | V |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{V}_{\mathrm{IF}}$ | DC Input Logic FLOAT; Setting " $\mathrm{F} "$ | Input pin FLOAT (open) (Note 5), Logic $2 / 3 *$ <br> $\mathrm{~V}_{\mathrm{DD}}$ | $0.59 * \mathrm{~V}_{\mathrm{DD}}$ | $0.67 * \mathrm{~V}_{\mathrm{DD}}$ | $0.75 * \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IR}}$ | DC Input Logic Rext; Setting "R" | Rext resistor 68 kQ must be connected be- <br> tween pin and GND, Logic $1 / 3 * \mathrm{~V}_{\mathrm{DD}}$ | $0.25 * \mathrm{~V}_{\mathrm{DD}}$ | $0.33 * \mathrm{~V}_{\mathrm{DD}}$ | $0.41 * \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | DC Input Logic LOW; Setting "L" | Input pin connected to GND |  | GND | $0.08 * \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\mathrm{IH}}$ | High-level input current |  |  |  | 50 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Low-level input current |  | -50 |  |  | $\mu \mathrm{~A}$ |

[^0]Table 14. TRANSMITTER AC/DC CHARACTERISTICS
$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ Over operating free-air temperature range (unless otherwise noted)

| Parameter |  | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TX-DIFF-PP }}$ | Output differential $p-p$ voltage swing at 100 MHz | Differential Swing $\left\|V_{T X-D+}-V_{T X-D-}\right\|$ |  |  | 1.2 | $\mathrm{V}_{\text {PPd }}$ |
| RTX-DIFF-DC | Differential TX impedance (DC) |  | 72 |  | 120 | $\Omega$ |
| $\mathrm{V}_{\text {TX-RCV-DET }}$ | Voltage change allowed during receiver detect |  |  |  | 600 | mV |
| Cac_coupling | AC coupling capacitance |  | 75 |  | 265 | nF |
| TTX-EYE (10 Gbps) | Transmitter eye, Include all jitter | At the silicon pad. 10 Gbps | 0.646 |  |  | UI |
| TTX-EYE (5 Gbps) | Transmitter eye, Include all jitter | At the silicon pad. 5 Gbps | 0.625 |  |  | UI |
| $\begin{aligned} & \text { TTX-DJ-DD } \\ & \text { (10 Gbps) } \end{aligned}$ | Transmitter deterministic jitter | At the silicon pad. 10 Gbps |  |  | 0.17 | UI |
| TTX-DJ-DD (5 Gbps) | Transmitter deterministic jitter | At the silicon pad. 5 Gbps |  |  | 0.205 | UI |
| Ctxparasitic | Parasitic capacitor for TX |  |  |  | 1.1 | pF |
| $\mathrm{R}_{\text {TX-DC-CM }}$ | Common-mode output impedance (DC) |  | 18 |  | 30 | $\Omega$ |
| $\mathrm{V}_{\text {TX-DC-CM }}$ | Instantaneous allowed DC common mode voltage at the connector side of the AC coupling capacitors | $\mid \mathrm{V}_{\text {TX-D+ }}+\mathrm{V}_{\text {TX-D-- }} / 2$ | 0 |  | 2.2 | V |
| $\mathrm{V}_{\text {TX-C }}$ | Common-mode voltage | $\mid \mathrm{V}_{\text {TX- }}++\mathrm{V}_{\text {TX-D- }} / / 2$ | $\mathrm{V}_{\mathrm{DD}}-1.5$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {TX-CM-AC-PP-Active }}$ | TX AC common-mode peak-to-peak voltage swing in active mode | $\mathrm{V}_{\mathrm{TX}-\mathrm{D}+}+\mathrm{V}_{\mathrm{TX}-\mathrm{D}-}$ for both time and amplitude |  |  | 100 | mV PP |
| $\mathrm{V}_{\mathrm{TX}-\mathrm{CM}-\mathrm{DC}}$ Active_Idle-Delta | Common mode delta voltage \|AvgUO( $\left.\mathrm{V}_{\mathrm{TX}-\mathrm{D}+}+\mathrm{V}_{\mathrm{TX}-\mathrm{D}-\mid}\right) / 2$ $-A v g U_{1}\left(\left\|\mathrm{~V}_{T X-D+}+\mathrm{V}_{T X-D-}\right\|\right) / 2 \mid$ | Between U0 to U1 |  |  | 200 | mV-peak |
| $\mathrm{V}_{\text {TX-Idle-DIFF-AC-pp }}$ | Idle mode AC common mode delta voltage $\left\|\mathrm{V}_{\mathrm{TX}-\mathrm{D}+}-\mathrm{V}_{\mathrm{TX} \text {-D- }}\right\|$ | Between TX + and TX- in idle mode. Use the HPF to remove DC components. 1/LPF. No AC and DC signals are applied to RX terminals. |  |  | 10 | mVppd |
| $\mathrm{V}_{\text {TX-Idle-DIFF-DC }}$ | Idle mode DC common mode delta voltage $\left\|\mathrm{V}_{\mathrm{TX}-\mathrm{D}+}-\mathrm{V}_{\mathrm{TX}-\mathrm{D}-}\right\|$ | Between TX + and TX- in idle mode. Use the LPF to remove DC components. 1/HPF. No AC and DC signals are applied to RX terminals. |  |  | 10 | mV |

## CHANNEL PERFORMANCE

| Gp | Peaking gain (Compensation at 5 GHz , relative to $100 \mathrm{MHz}, 100 \mathrm{mVp}-\mathrm{p}$ sine wave input) | $\begin{aligned} & \mathrm{EQx}=\mathrm{L} \\ & \mathrm{EQx}=\mathrm{R} \\ & \mathrm{EQx}=\mathrm{F} \\ & \mathrm{EQx}=\mathrm{H} \end{aligned}$ |  | $\begin{gathered} \hline 11.5 \\ 7.4 \\ 9.9 \\ 13.1 \end{gathered}$ |  | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Variation around typical | -3 |  | +3 | dB |
| Gf | Flat Gain (<100 MHz, EQx=F, SWx=F) | $\begin{aligned} & \text { FGx = L } \\ & \text { FGX }=R \\ & F G X=F \\ & F G x=H \end{aligned}$ |  | $\begin{gathered} -1.2 \\ 0 \\ +1.0 \\ +2.0 \end{gathered}$ |  | dB |
|  |  | Variation around typical | -3 |  | +3 | dB |
| $\mathrm{V}_{\text {SW_100M }}$ | -1 dB compression point output swing $(100 \mathrm{MHz})$ | $\begin{aligned} & S W x=L \\ & S W x=R \\ & S W x=F \\ & S W x=H \end{aligned}$ |  | $\begin{aligned} & \hline 800 \\ & 1200 \\ & 1000 \\ & 1100 \end{aligned}$ |  | mVppd |

Table 14. TRANSMITTER AC/DC CHARACTERISTICS
$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ Over operating free-air temperature range (unless otherwise noted)

| Parameter |  | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHANNEL PERFORMANCE |  |  |  |  |  |  |
| $\mathrm{V}_{\text {SW_5G }}$ | $\begin{aligned} & -1 \mathrm{~dB} \text { compression point output swing } \\ & (5 \mathrm{GHz}) \end{aligned}$ | $\begin{aligned} & \hline S W x=L \\ & S W x=R \\ & S W x=F \\ & S W x=H \end{aligned}$ |  | $\begin{aligned} & 600 \\ & 900 \\ & 750 \\ & 825 \end{aligned}$ |  | mVppd |
| DDNEXT | Differential near-end crosstalk (Note 6) | 100 MHz to 5 GHz , RXDET_EN = 1 Figure 3 |  | -40 |  | dB |

SIGNAL AND FREQUENCY DETECTORS

| Vth_dsm | Low power slumber mode detector <br> threshold | LFPS signal threshold in Low <br> power Slumber mode | 100 | 600 | mVppd |
| :---: | :--- | :--- | :--- | :--- | :--- |
| Vth_am | Active mode detector threshold | Signal threshold in Active and <br> Slumber mode (Note 8) | 45 |  | 175 |

6. Measured using a Vector Network Analyzer (VNA) with - 15 dbm power level applied to the adjacent input. The VNA detects the signal at the output of the victim channel. All other inputs and outputs are terminated with $50-\Omega$.
7. Guaranteed by design and characterization.
8. Below the minimum is no signal $\geq 25^{\circ} \mathrm{C}$. Above the maximum is active.


Figure 3. Channel-isolation Test Configuration

## NB7NPQ1102M

## Typical Application:



Figure 4. USB 3.1 Host Side NB7NPQ1102M Application
Table 15. DESIGN REQUIREMENTS

| Design Parameter | Value |
| :---: | :--- |
| Supply Voltage | 3.3 V nominal, (3.0 V to 3.6 V) |
| Operation Mode (Control Pin Selection) | Default FLOAT "F", adjust based on application losses. Refer Page 3 for different EQ, FG <br> and SW settings. |
| TX AC Coupling Capacitors | 220 nF nominal, 75 nF to 265 nF, see Figure 4 |
| RX AC Coupling Capacitors | $330-470 \mathrm{nF}$ nominal, see Figure 4 |
| Rext | $68 \mathrm{k} \Omega \pm 5 \%$ |
| RX Pull Down Resistors at Receptacle | $200 \mathrm{k} \Omega$ to $220 \mathrm{k} \Omega$ |
| Power Supply Capacitors | 100 nF to GND close to each Vcc pin, and 22 UF to GND on the Vcc plane |
| Trace loss of FR4 before NB7NPQ1102M | Up to 13 dB losses |
| Trace loss of FR4 after NB7NPQ1102M | Up To 3 dB losses. Keep as short as possible for best performance. |
| DC Flat Gain Options | $-1.2 \mathrm{~dB}, 0 \mathrm{~dB},+1.0 \mathrm{~dB},+2.0 \mathrm{~dB}$ |
| Equalization Options | 7.4 to 13.1 dB |
| Swing Options | 800 to 1200 mV |
| Differential Trace Impedance | $90 \Omega \pm 10 \%$ |

## Typical Layout Practices

- RX and TX pairs should maintain as close to a $90 \Omega$ Differential impedance as possible.
- Limit the number of vias used on each data line. It is suggested that 2 or fewer are used.
- Traces should be routed as straight and symmetric as possible.
- RX and TX differential pairs should always be placed and routed on the same layer directly above a ground plane. This will help reduce EMI and noise on the data lines.
- Routing angles should be obtuse angles and kept to 135 degrees or larger.
- To minimize crosstalk, TX and RX data lines should be kept away from other high speed signals.


## WQFN30 2.50x4.50, 0.4P <br> CASE 510CK <br> ISSUE B

DATE 21 MAY 2020


NDTE 3
BZTTDM VIEW

GENERIC MARKING DIAGRAM*

| ${ }^{\circ}$ XXXX |
| :---: |
| XXXX |
| ALYW- |
| $\bullet$ |


| A | $=$ Assembly Location |
| :--- | :--- |
| L | $=$ Wafer Lot |
| Y | $=$ Year |
| W | $=$ Work Week |
| - | $=$ Pb-Free Package |

## MDUNTING FIDTPRINT <br> RECDMMENDED

*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " G " or microdot " $\mathrm{\bullet}$ ", may or may not be present. Some products may not follow the Generic Marking.

onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for USB Interface IC category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
CY7C69356-48LTXC USB3319C-GJ-TR USB3370B-EZK-TR CYPD2120-24LQXI CYPD2122-20FNXIT CYPD2122-24LQXIT LIF-
UC120-SWG36ITR50 UPD360-A/6HX CP2102NP1174GM CG8454AM DPO2039DABQ-13 CY7C68034-56LTXC TUSB213IRGYT TUSB213RGYT USB3503T-I/ML CY7C63310-SXC CY7C68013A-56LTXIT USB3316C-CP-TR USB3250-ABZJ FT220XS-R MAX3107ETG+ MAX14632EZK+T USB3300-EZK LAN9514-JZX CYPD2120-24LQXIT MAX3100CEE+T USB5826-I/KD USB5826/KD USB5906/KD USB5916/KD USB5926/KD TUSB215QRGYTQ1 TUSB522PRGER NB7NPQ701MMTTBG TUSB213RGYR USB5926-I/KD USB5906-I/KD USB4640I-HZH-03 CY7C63813-SXC CY7C63823-SXC CY7C64215-28PVXC CY7C68013A-128AXC CY7C68013A-56LTXI CY7C68013A-56PVXC CY7C68013A-56PVXI CYPD1120-40LQXI AP43771VDKZ-13 AP43771VFBZ-13 DIO32320MP10 HT42B534-2


[^0]:    5. Floating refers to a pin left in an open state, with no external connections.
