## NB7V58M

### 1.8 V / 2.5 V / 3.3 V Differential 2:1 Clock / Data Multiplexer / Translator with CML Outputs

## Multi-Level Inputs w/ Internal Termination

## Description

The NB7V58M is a high performance differential 2-to-1 Clock or Data multiplexer. The differential inputs incorporate internal $50 \Omega$ termination resistors that are accessed through the VT pin. This feature allows the NB7V58M to accept various logic level standards, such as LVPECL, CML or LVDS.

The NB7V58M produces minimal Clock or Data jitter operating up to 7 GHz or $10.7 \mathrm{~Gb} / \mathrm{s}$, respectively. As such, the NB7V58M is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications.

The 16 mA differential CML outputs provide matching internal $50 \Omega$ terminations and 400 mV output swings when externally terminated with a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}$.

The NB7V58M is offered in a low profile $3 \mathrm{~mm} \times 3 \mathrm{~mm} 16$-pin QFN package and is a member of the GigaComm ${ }^{\text {TM }}$ family of high performance Clock / Data products. For applications that require equalization, the pin-compatible NB7VQ58M is also available. Application notes, models, and support documentation are available at www.onsemi.com.

## Features

- Maximum Input Data Rate $>10.7 \mathrm{~Gb} / \mathrm{s}$
- Data Dependent Jitter < 10 ps
- Maximum Input Clock Frequency $>7 \mathrm{GHz}$
- Random Clock Jitter < 0.8 ps RMS
- 180 ps Typical Propagation Delay
- 35 ps Typical Rise and Fall Times
- Differential CML Outputs, 400 mV Peak-to-Peak, Typical
- Operating Range: $\mathrm{V}_{\mathrm{CC}}=1.71 \mathrm{~V}$ to 3.6 V with $\mathrm{GND}=0 \mathrm{~V}$
- Internal $50 \Omega$ Input Termination Resistors
- QFN-16 Package, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Ambient Operating Temperature
- This is a $\mathrm{Pb}-$ Free Device

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

|  | MARKING <br> DIAGRAM |
| :--- | :--- |
| MFN-16 |  |
| MN SUFFIX |  |
| CASE 485G |  |

(Note: Microdot may be in either location)
*For additional marking information, refer to Application Note AND8002/D.

SIMPLIFIED BLOCK DIAGRAM


## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

## NB7V58M



Table 1. SELect FUNCTION TRUTH TABLE

| SEL | Q | $\overline{\mathbf{Q}}$ |
| :---: | :---: | :---: |
| L | IN0 | $\overline{\mathrm{IN} 0}$ |
| H | IN1 | $\overline{\mathrm{IN} 1}$ |

Table 2. PIN DESCRIPTION

| Pin | Name | I/O | Description |
| :---: | :---: | :---: | :--- |
| 1 | IN0 | LVPECL, CML, LVDS Input | Noninverted Differential Input (Note 1) |
| 2 | IN0 | LVPECL, CML, LVDS Input | Inverted Differential Input (Note 1) |
| 3 | IN1 | LVPECL, CML, LVDS Input | Noninverted Differential Input (Note 1) |
| 4 | IN1 | LVPECL, CML, LVDS Input | Inverted Differential Input (Note 1) |
| 5 | VT1 | - | Internal 50 $\Omega$ Termination Pin for IN1/IN1 |
| 6 | SEL | LVTTL/LVCMOS Input | SEL Input. Low for INO inputs, high for IN1 inputs. (Note 1) Pin will default HIGH when <br> left open <br> (has internal pull-up resistor) |
| 7 | NC | - | No Connect |
| 8 | VCC | - | Positive Supply Voltage (Note 2) |
| 9 | $\bar{Q}$ | CML Output | Inverted Differential Output |
| 10 | GND | - | Negative Supply Voltage |
| 11 | GND | - | Negative Supply Voltage |
| 12 | Q | CML Output | Noninverted Differential Output |
| 13 | VCC | - | Positive Supply Voltage (Note 2) |
| 14 | GND | - | Negative Supply Voltage |
| 15 | GND | - | Negative Supply Voltage |
| 16 | VT0 | - | Internal 50 $\Omega$ Termination Pin for IN0/IN0 |
| - | EP | - | The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the <br> die for improved heat transfer out of package. The exposed pad must be attached to <br> a heat-sinking conduit. The pad is electrically connected to the die, and must be elec- <br> trically and thermally connected to GND on the PC board. |

[^0]
## NB7V58M

Table 3. ATTRIBUTES

| Characteristics | Value |  |
| :--- | ---: | :---: |
| ESD ProtectionHuman Body Model <br> Machine Model | $>2 \mathrm{kV}$ <br> $>200 \mathrm{~V}$ |  |
| R PU - SEL Input Pull-up Resistor | $25 \mathrm{k} \Omega$ |  |
| Moisture Sensitivity (Note 3) | Level 1 |  |
| Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in |
| Transistor Count | 312 |  |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |  |  |
|  |  |  |

3. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive Power Supply | $\mathrm{GND}=0 \mathrm{~V}$ |  | 4.0 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Positive Input Voltage | $\mathrm{GND}=0 \mathrm{~V}$ |  | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\text {INPP }}$ | Differential Input Voltage $\mid \mathrm{INn}-\overline{\mathrm{INn} \mid}$ |  | 1.89 | V |  |
| $\mathrm{I}_{\mathrm{OUT}}$ | Output Current | Continuous <br> Surge |  | 34 |  |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
4. JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS POSITIVE CML OUTPUT (VCC $=1.71 \mathrm{~V}$ to 3.6 V ; GND $=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ) (Note 5)

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY CURRENT |  |  |  |  |  |
| ICC | Power Supply Current (Inputs and Outputs Open) |  | 100 | 150 | mA |

CML OUTPUTS (Note 6)

| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\begin{aligned} & \mathrm{VCC}=3.3 \mathrm{~V} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \\ & \mathrm{VCC}=1.8 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-30 \\ 3270 \\ 2470 \\ 1770 \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}-5 \\ & 3295 \\ & 2495 \\ & 1795 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{cc}} \\ & 3300 \\ & 2500 \\ & 1800 \end{aligned}$ | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage | $\begin{aligned} & \mathrm{VCC}=3.3 \mathrm{~V} \\ & \mathrm{VCC}=2.5 \mathrm{~V} \\ & \mathrm{VCC}=1.8 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-500 \\ 2800 \\ 2000 \\ 1300 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}-400 \\ 2900 \\ 2100 \\ 1400 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}-300 \\ 3000 \\ 2200 \\ 1500 \end{gathered}$ | mV |

DIFFERENTIAL INPUTS DRIVEN SINGLE-ENDED (Note 7) (Figures 6 \& 8)

| $\mathrm{V}_{\text {th }}$ | Input Threshold Reference Voltage Range (Note 8) | 1050 |  | $\mathrm{~V}_{\mathrm{CC}}-100$ | mV |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Single-ended Input HIGH Voltage | $\mathrm{V}_{\text {th }}+100$ |  | $\mathrm{~V}_{\mathrm{CC}}$ | mV |
| $\mathrm{V}_{\text {IL }}$ | Single-ended Input LOW Voltage | GND |  | $\mathrm{V}_{\text {th }}-100$ | mV |
| $\mathrm{V}_{\text {ISE }}$ | Single-ended Input Voltage $\left(\mathrm{V}_{\text {IH }}-\mathrm{V}_{\text {IL }}\right)$ | 200 |  | 1200 | mV |

DIFFERENTIAL INO/INO, IN1/IN1, INPUTS DRIVEN DIFFERENTIALLY (Figures 6 \& 9) (Note 9)

| $\mathrm{V}_{\text {IHD }}$ | Differential Input HIGH Voltage | 1100 | $\mathrm{V}_{\mathrm{CC}}$ | mV |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ILD }}$ | Differential Input LOW Voltage | GND | $V_{C C}-100$ | mV |
| $\mathrm{V}_{\text {ID }}$ | Differential Input Voltage ( $\mathrm{V}_{\text {IHD }}-\mathrm{V}_{\text {ILD }}$ ) | 100 | 1200 | mV |
| $\mathrm{V}_{\text {CMR }}$ | Input Common Mode Range (Differential Configuration, Note 10) (Figure 10) | 1050 | $\mathrm{V}_{\mathrm{CC}}-50$ | mV |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current (VTn Open) | -150 | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current (VTn Open) | -150 | 150 | $\mu \mathrm{A}$ |

CONTROL INPUT (SEL)

| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | $\mathrm{V}_{\mathrm{CC}} \times 0.65$ |  | $\mathrm{~V}_{\mathrm{CC}}$ | mV |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | GND |  | $\mathrm{V}_{\mathrm{CC}} \times 0.35$ | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | -150 |  | +150 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | -200 |  | +200 | $\mu \mathrm{~A}$ |

## TERMINATION RESISTORS

| $R_{\text {TIN }}$ | Internal Input Termination Resistor | 45 | 50 | 55 | $\Omega$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $R_{\text {TOUT }}$ | Internal Output Termination Resistor | 45 | 50 | 55 | $\Omega$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
5. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.
6. CML outputs loaded with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}$ for proper operation.
7. V th, $\mathrm{V}_{\text {IH }}, \mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\text {ISE }}$ parameters must be complied with simultaneously.
8. Vth is applied to the complementary input when operating in single-ended mode.
9. $\mathrm{V}_{I H D}, \mathrm{~V}_{I L D}, \mathrm{~V}_{I D}$ and $\mathrm{V}_{\mathrm{CMR}}$ parameters must be complied with simultaneously.
10. $V_{C M R}$ min varies $1: 1$ with $G N D, V_{C M R}$ max varies $1: 1$ with $V_{C C}$. The $V_{C M R}$ range is referenced to the most positive side of the differential input signal.

Table 6. AC CHARACTERISTICS ( $\mathrm{V} \mathrm{CC}=1.71 \mathrm{~V}$ to 3.6 V ; $\mathrm{GND}=0 \mathrm{~V}$; $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ) (Note 11)

| Symbol | Characteristic |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {MAX }}$ | Maximum Input Clock Frequency | Voutpp $\geq 200 \mathrm{mV}$ | 7 | 8 |  | GHz |
| fdatamax | Maximum Operating Data Rate (PRBS23) |  | 10.7 | 12 |  | Gbps |
| fSEL | Maximum Toggle Frequency, SEL |  | 25 | 50 |  | MHz |
| V OUTPP | Output Voltage Amplitude (@ VINPPmin) <br> (Note 12) (Figures 8 \& 10) | $\mathrm{f}_{\text {in }} \leq 7 \mathrm{GHz}$ | 200 | 400 |  | mV |
| tpLH, $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay to Differential Outputs, <br> @ 1 GHz , measured at differential cross-point | $\begin{aligned} & \hline \mathrm{Nn} / / \overline{\mathrm{Nn}} \text { to } \mathrm{Q}, \overline{\mathrm{Q}} \\ & \mathrm{SEL} \text { to } \mathrm{Q}, \overline{\mathrm{Q}} \end{aligned}$ | $\begin{gathered} 120 \\ 5 \end{gathered}$ | $\begin{gathered} \hline 180 \\ 13 \end{gathered}$ | $\begin{gathered} 240 \\ 22 \end{gathered}$ | $\begin{aligned} & \mathrm{ps} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{tPLH}^{\text {TC }}$ | Propagation Delay Temperature Coefficient |  |  | 50 |  | $\Delta \mathrm{fs} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {skew }}$ | Device - Device skew (tpdmax - tpdmin) |  |  |  | 50 | ps |
| $t_{\text {DC }}$ | Output Clock Duty Cycle <br> (Reference Duty Cycle $=50 \%$ ) | $\begin{aligned} & \mathrm{f}_{\text {in }} \leq 5.0 \mathrm{GHz} \\ & \mathrm{f}_{\text {in }} \leq 7.0 \mathrm{GHz} \end{aligned}$ | $\begin{aligned} & 45 \\ & 40 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 55 \\ & 60 \end{aligned}$ | \% |
| $\mathrm{t}_{\text {IITTER }}$ | RJ - Output Random Jitter (Note 13) <br> DJ - Residual Output Deterministic Jitter (Note 14) | $\begin{array}{r} \mathrm{f}_{\text {in }} \leq 7.0 \mathrm{GHz} \\ \mathrm{f}_{\text {in }} \leq 10.7 \mathrm{Gbps} \end{array}$ |  | 0.2 | $\begin{aligned} & 0.8 \\ & 10 \end{aligned}$ | ps RMS ps pk-pk |
| $\Phi_{\text {N }}$ | Phase Noise, $\mathrm{f}_{\mathrm{C}}=1 \mathrm{GHz}$ | $\begin{array}{r} 10 \mathrm{kHz} \\ 100 \mathrm{kHz} \\ 1 \mathrm{MHz} \\ 10 \mathrm{MHz} \\ 20 \mathrm{MHz} \\ 40 \mathrm{MHz} \end{array}$ |  | $\begin{aligned} & \hline-135 \\ & -136 \\ & -150 \\ & -151 \\ & -151 \\ & -151 \end{aligned}$ |  | dBc |
| $\mathrm{t}_{\text {¢ }} \mathrm{N}$ | Integrated Phase Jitter (Figure 4) $\mathrm{f}_{\mathrm{c}}=1 \mathrm{GHz}, 12 \mathrm{kHz}-20 \mathrm{MHz}$ Offset (RMS) |  |  | 35 |  | fs |
|  | Crosstalk Induced Jitter (Adjacent Channel) (Note 15) |  |  |  | 0.7 | ps RMS |
| $\mathrm{V}_{\text {INPP }}$ | Input Voltage Swing (Differential Configuration) (Figure 10) (Note 16) |  | 100 |  | 1200 | mV |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Output Rise/Fall Times @ 1 GHz (20\% - 80\%) | Q, $\bar{Q}$ | 15 | 35 | 50 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
11. Measured using a $V_{\text {INPP }}$ min source, $50 \%$ duty cycle clock source. All output loading with external $50 \Omega$ to $\mathrm{V}_{\mathrm{Cc}}$. Input edge rates 40 ps (20\% - 80\%).
12. Output voltage swing is a single-ended measurement operating in differential mode.
13. Additive RMS jitter with $50 \%$ duty cycle clock signal.
14. Additive Peak-to-Peak data dependent jitter with input NRZ data at PRBS23 at 3 Gbps.
15. Crosstalk is measured at the output while applying two similar clock frequencies that are asynchronous with respect to each other at the inputs.
16. Input voltage swing is a single-ended measurement operating in differential mode.


Figure 3. Output Voltage Amplitude (VOUTPP) vs. Input Frequency ( $\mathrm{f}_{\mathrm{in}}$ ) at Ambient Temperature (Typical)

## NB7V58M



Figure 5. Input Structure


Figure 6. Differential Input Driven Single-Ended


Figure 8. $\mathrm{V}_{\text {th }}$ Diagram


Figure 10. V $_{\text {CMR }}$ Diagram


Figure 7. Differential Inputs Driven Differentially


Figure 9. VID - Differential Inputs Driven Differentially

Figure 11. AC Reference Measurement


Figure 12. LVPECL Interface


Figure 14. Standard $50 \Omega$ Load CML Interface


Figure 13. LVDS Interface


Figure 15. Capacitor-Coupled Differential Interface ( $\mathrm{V}_{\mathrm{T}}$ Connected to External $\mathrm{V}_{\text {REFAC }}$ )
${ }^{*} \mathrm{~V}_{\text {REFAC }}$ Bypassed to Ground with $0.01 \mu \mathrm{~F}$ Capacitor


Figure 16. Typical CML Output Structure and Termination

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NB7V58MMNG | QFN-16 <br> (Pb-Free) | 123 Units / Rail |
| NB7V58MMNHTBG | QFN-16 <br> (Pb-Free) | $100 /$ Tape \& Reel |
| NB7V58MMNTXG | QFN-16 <br> (Pb-Free) | $3000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

GigaComm is a trademark of Semiconductor Component Industries, LLC (SCILLC).


QFN16 3x3, 0.5P
CASE 485G
ISSUE G
DATE 08 OCT 2021

side view

battam View

Nates:

1. DIMENSIDNING AND TDLERANCING PER ASME Y14.5M, 1994.
2. CDNTRZLLING DIMENSIDN: MILLIMETERS
3. DIMENSIDN b APPLIES TD PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FREM THE TERMINAL TIP.
4. CDPLANARITY APPLIES TD THE EXPOSED PAD AS WELL AS. THE TERMINALS.


DETAIL B
${ }^{\text {ALTERNATE }}$


DETAIL A
ALTERNATE TERMINAL
constructions

| DIM | MILLIMETERS |  |  |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
|  | MIN. | NDM. | MAX. |  |  |
| A | 0.80 | 0.90 | 1.00 |  |  |
| A1 | 0.00 | 0.03 | 0.05 |  |  |
| A3 | 0.20 REF |  |  |  |  |
| b | 0.18 | 0.24 |  |  |  |
| D | 3.00 BSC |  |  |  |  |
| D2 | 1.65 | 1.75 |  |  | 1.85 |
| E | 3.00 BSC |  |  |  |  |
| E2 | 1.65 | 1.75 | 1.85 |  |  |
| e | 0.50 BSC |  |  |  |  |
| k | 0.18 TYP |  |  |  |  |
| L | 0.30 | 0.40 | 0.50 |  |  |
| L1 | 0.00 | 0.08 | 0.15 |  |  |

GENERIC MARKING DIAGRAM*

| ${ }^{\circ}$ XXXXX |
| :---: |
| XXXXX |
| ALYW: |
| $\bullet$ |

XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- $\quad=$ Pb-Free Package
(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, "G" or microdot " $\quad$ ", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON04795D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | QFN16 3X3, 0.5P | PAGE 1 OF 1 |

onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Buffer category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX ZL40226LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK854BCPZ ADCLK905BCPZ-R2 ADCLK905BCPZ-R7 ADCLK905BCPZ-WP


[^0]:    1. In the differential configuration when the input termination pins (VT0, VT1) are connected to a common termination voltage or left open, and if no signal is applied on $\operatorname{IN} 0 / / \mathrm{INO}, \operatorname{IN} 1 / I N 1$ inputs, then the device will be susceptible to self-oscillation. Q/Q outputs have internal $50 \Omega$ source termination resistors.
    2. All VCC and GND pins must be externally connected to a power supply for proper operation.
