## TinyLogic UHS Dual 2-Input NOR Gate

## NC7WZ02

## Description

The NC7WZ02 is a dual 2 -Input NOR Gate from ON Semicoductor's Ultra High Speed Series of TinyLogic. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad $\mathrm{V}_{\mathrm{CC}}$ operating range. The device is specified to operate over the 1.65 V to $5.5 \mathrm{~V}_{\mathrm{CC}}$ range. The inputs and output are high impedance when $\mathrm{V}_{\mathrm{CC}}$ is 0 V . Inputs tolerate voltages up to 6.5 V independent of $\mathrm{V}_{\mathrm{CC}}$ operating voltage.

## Features

- Space Saving US8 Surface Mount Package
- MicroPak ${ }^{\mathrm{TM}} \mathrm{Pb}-$ Free Leadless Package
- Ultra High Speed: $\mathrm{t}_{\mathrm{PD}}=2.4 \mathrm{~ns}$ Typ. into 50 pF at $5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$
- High Output Drive: $\pm 24 \mathrm{~mA}$ at $3 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$
- Broad $\mathrm{V}_{\mathrm{CC}}$ Operating Range: 1.65 V to 5.5 V
- Matches the Performance of LCX when Operated at 3.3 V VCC
- Power Down High Impedance Inputs / Output
- Overvoltage Tolerant Inputs Facilitate 5 V to 3 V Translation
- Proprietary Noise / EMI Reduction Circuitry Implemented
- These Devices are $\mathrm{Pb}-$ Free, Halogen Free/BFR Free and are RoHS Compliant


Figure 1. Logic Symbol


ORDERING INFORMATION
See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.

## Connection Diagrams



Figure 2. Pin Assignment for US8 (Top View)


AAA represents Product Code Top Mark - see ordering code NOTE: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Figure 3. US8 Pin One Orientation Diagram

PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| $\mathrm{A}_{\mathrm{n}}, \mathrm{B}_{\mathrm{n}}$ | Inputs |
| $\mathrm{Y}_{\mathrm{n}}$ | Output |



Figure 4. Pad Assignments for MicroPak (Top Through View)

FUNCTION TABLE $(\mathrm{Y}=\overline{\mathrm{A}+\mathrm{B}})$

| Inputs |  | Output |
| :---: | :---: | :---: |
| A | B | Y |
| L | L | H |
| L | H | L |
| H | L | L |
| $H$ | H | L |

H = HIGH Logic Level
L = LOW Logic Level

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |  | -0.5 | 6.5 | V |
| $\mathrm{V}_{\text {IN }}$ | DC Input Voltage |  | -0.5 | 6.5 | V |
| $\mathrm{V}_{\text {OUT }}$ | DC Output Voltage |  | -0.5 | 6.5 | V |
| IIK | DC Input Diode Current | $\mathrm{V}_{\mathrm{IN}}<0 \mathrm{~V}$ | - | -50 | mA |
| IOK | DC Output Diode Current | $\mathrm{V}_{\text {OUT }}<0 \mathrm{~V}$ | - | -50 | mA |
| Iout | DC Output Current |  | - | $\pm 50$ | mA |
| $\mathrm{I}_{\mathrm{CC}} / \mathrm{I}_{\mathrm{GND}}$ | DC V ${ }_{\text {CC }}$ / GND Current |  | - | $\pm 100$ | mA |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Junction Temperature under Bias |  | - | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Junction Lead Temperature (Soldering, 10 Seconds) |  | - | 260 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air | US8 | - | 500 | mW |
|  |  | MicroPak-8 | - | 539 |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage Operating |  | 1.65 | 5.5 | V |
|  | Supply Voltage Data Retention |  | 1.5 | 5.5 |  |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage |  | 0 | 5.5 | V |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time | $\mathrm{V}_{\mathrm{CC}} @ 1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}, 2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | 0 | 20 | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\text {CC }} @ 3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 0 | 10 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}} @ 5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 0 | 5 |  |
| $\theta_{\text {JA }}$ | Thermal Resistance | US8 | - | 250 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | MicroPak-8 | - | 232 |  |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

1. Unused inputs must be held HIGH or LOW. They may not float.

DC ELECTICAL CHARACTERISTICS

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH Level Input Voltage |  | 1.65 to 1.95 | $0.65 \mathrm{~V}_{\mathrm{CC}}$ | - | - | $0.65 \mathrm{~V}_{\mathrm{CC}}$ | - | V |
|  |  |  | 2.3 to 5.5 | $0.70 \mathrm{~V}_{\mathrm{CC}}$ | - | - | $0.70 \mathrm{~V}_{\mathrm{CC}}$ | - |  |
| $\mathrm{V}_{\text {IL }}$ | LOW Level Input Voltage |  | 1.65 to 1.95 | - | - | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | - | $0.35 \mathrm{~V}_{\mathrm{CC}}$ | V |
|  |  |  | 2.3 to 5.5 | - | - | $0.30 \mathrm{~V}_{\mathrm{CC}}$ | - | $0.30 \mathrm{~V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \end{aligned}$ | 1.65 | 1.55 | 1.65 | - | 1.55 | - | V |
|  |  |  | 2.3 | 2.2 | 2.3 | - | 2.2 | - |  |
|  |  |  | 3.0 | 2.9 | 3.0 | - | 2.9 | - |  |
|  |  |  | 4.5 | 4.4 | 4.5 | - | 4.4 | - |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 1.65 | 1.29 | 1.52 | - | 1.29 | - |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 2.3 | 1.9 | 2.15 | - | 1.9 | - |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-16 \mathrm{~mA}$ | 3.0 | 2.4 | 2.80 | - | 2.4 | - |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 3.0 | 2.3 | 2.68 | - | 2.3 | - |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA}$ | 4.5 | 3.8 | 4.20 | - | 3.8 | - |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A} \end{aligned}$ | 1.65 | - | 0.0 | 0.1 | - | 0.1 | V |
|  |  |  | 2.3 | - | 0.0 | 0.1 | - | 0.1 |  |
|  |  |  | 3.0 | - | 0.0 | 0.1 | - | 0.1 |  |
|  |  |  | 4.5 | - | 0.0 | 0.1 | - | 0.1 |  |
|  |  | $\mathrm{l} \mathrm{OL}=4 \mathrm{~mA}$ | 1.65 | - | 0.08 | 0.24 | - | 0.24 |  |
|  |  | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ | 2.3 | - | 0.10 | 0.3 | - | 0.3 |  |
|  |  | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ | 3.0 | - | 0.15 | 0.4 | - | 0.4 |  |
|  |  | $\mathrm{IOL}^{\text {a }}=24 \mathrm{~mA}$ | 3.0 | - | 0.22 | 0.55 | - | 0.55 |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=32 \mathrm{~mA}$ | 4.5 | - | 0.22 | 0.55 | - | 0.55 |  |
| In | Input Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \\ & \text { GND } \end{aligned}$ | 1.65 to 5.5 | - | - | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
| IofF | Power Off Leakage Current | $\begin{aligned} & V_{\text {IN }} \text { or } \\ & V_{\text {OUT }}=5.5 \mathrm{~V} \end{aligned}$ | 0.0 | - | - | 1 | - | 10 | $\mu \mathrm{A}$ |
| ICC | Quiescent Supply Current | $\begin{aligned} & \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \\ & \text { GND } \end{aligned}$ | 1.65 to 5.5 | - | - | 1 | - | 10 | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Propagation Delay <br> (Figure 5, 7) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{MQ}, \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ | $1.8 \pm 0.15$ | - | 5.4 | 9.8 | - | 10 | ns |
|  |  |  | $2.5 \pm 0.2$ | - | 3.3 | 5.4 | - | 5.8 |  |
|  |  |  | $3.3 \pm 0.3$ | - | 2.5 | 3.8 | - | 4.1 |  |
|  |  |  | $5.0 \pm 0.5$ | - | 2.0 | 3.0 | - | 3.3 |  |
|  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=500 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ | $3.3 \pm 0.3$ | - | 3.1 | 4.6 | - | 5.0 |  |
|  |  |  | $5.0 \pm 0.5$ | - | 2.4 | 3.7 | - | 4.0 |  |
| $\mathrm{ClN}_{\text {IN }}$ | Input Capacitance |  | 0 | - | 2.5 | - | - | - | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (Figure 6) | (Note 2) | 3.3 | - | 13.5 | - | - | - | pF |
|  |  |  | 5.0 | - | 17.5 | - | - | - |  |

2. $\mathrm{C}_{P D}$ is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (ICCD) at no output loading and operating at $50 \%$ duty cycle. (see Figure 6) $\mathrm{C}_{P D}$ is related to $\mathrm{I}_{\mathrm{CCD}}$ dynamic operating current by the expression: $\mathrm{C}_{\mathrm{PD}}=\mathrm{I}_{\mathrm{CCD}} /\left(\mathrm{V}_{\mathrm{CC}}\right)(\mathrm{F})$.

## AC Loading and Waveforms


${ }^{*} C_{L}$ includes load and stray capacitance Input PRR $=1.0 \mathrm{MHz}, \mathrm{t}_{\mathrm{w}}=500 \mathrm{~ns}$

Figure 5. AC Test Circuit


Input = AC Waveform; $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=1.8 \mathrm{~ns} ;$ PRR $=10 \mathrm{MHz}$; Duty Cycle $=50 \%$.

Figure 6. ICcD Test Circuit


Figure 7. AC Waveforms

## ORDERING INFORMATION

| Order Number | Top Mark | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: |
| NC7WZ02K8X | WZ02 | 8-Lead US8, JEDEC MO-187, Variation CA 3.1 mm Wide | 3000 / Tape \& Reel |
| NC7WZ02L8X | P5 | 8-Lead MicroPak, 1.6 mm Wide | 5000 / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
3. $\mathrm{Pb}-$ Free package per JEDEC J-STD-020B.


SIDE VIEW



## RECOMMENDED

LAND PATTERN

NOTES:
A. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
(0.15)


| DOCUMENT NUMBER: | 98AON13591G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | UQFN8 1.6X1.6, 0.5P | PAGE 1 OF 1 |



## RECOMMENDED LAND PATTERN



## NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-187
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1994.
SIDE VIEW


## DETAIL A

| DOCUMENT NUMBER: | 98AON13778G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | US8 | PAGE 1 OF 1 |

onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Logic Gates category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
74HC85N NLU1G32AMUTCG NLV7SZ58DFT2G CD4068BE NL17SG32P5T5G NL17SG86DFT2G NLV14001UBDR2G
NLX1G11AMUTCG NLX1G97MUTCG 74LS38 74LVC32ADTR2G MC74HCT20ADTR2G NLV17SZ00DFT2G NLV17SZ02DFT2G
NLV74HC02ADR2G 74HC32S14-13 74LS133 74LVC1G32Z-7 M38510/30402BDA 74LVC1G86Z-7 74LVC2G08RA3-7
NLV74HC08ADTR2G NLV74HC14ADR2G NLV74HC20ADR2G NLX2G86MUTCG 5962-8973601DA 74LVC2G02HD4-7
NLU1G00AMUTCG 74LVC2G32RA3-7 74LVC2G00HD4-7 NL17SG02P5T5G 74LVC2G00HK3-7 74LVC2G86HK3-7
NLX1G99DMUTWG NLVVHC1G00DFT2G NLVHC1G08DFT2G NLV7SZ57DFT2G NLV74VHC04DTR2G NLV27WZ86USG
NLV27WZ00USG NLU1G86CMUTCG NLU1G08CMUTCG NL17SZ32P5T5G NL17SZ00P5T5G NL17SH02P5T5G 74AUP2G00RA3-7
NLV74HC02ADTR2G NLX1G332CMUTCG NL17SG86P5T5G NL17SZ05P5T5G

