## NCP1380

# Quasi－Resonant Current－Mode Controller for High－Power Universal Off－Line Supplies 

The NCP1380 hosts a high－performance circuitry aimed to powering quasi－resonant converters．Capitalizing on a proprietary valley－lockout system，the controller shifts gears and reduces the switching frequency as the power loading becomes lighter．This results in a stable operation despite switching events always occurring in the drain－source valley．This system works down to the $4^{\text {th }}$ valley and toggles to a variable frequency mode beyond，ensuring an excellent standby power performance．

To improve the safety in overload situations，the controller includes an Over Power Protection（OPP）circuit which clamps the delivered power at high－line．Safety－wise，a fixed internal timer relies on the feedback voltage to detect a fault．Once the timer elapses，the controller stops and stays latched for option A and C or enters auto－recovery mode for option B and D．

Particularly well suited for adapter applications，the controller features a pin to implement either a combined overvoltage／ overtemperature protection（Version A and B）or a combined brown－out／overvoltage protection（Version C and D）．

## Features

－Quasi－Resonant Peak Current－Mode Control Operation
－Valley Switching Operation with Valley－Lockout for Noise－Immune Operation
－Frequency Foldback at Light Load to Improve the Light Load Efficiency
－Adjustable Over Power Protection
－Auto－Recovery or Latched Internal Output Short－Circuit Protection
－Fixed Internal 80 ms Timer for Short－Circuit Protection
－Combined Overvoltage and Overtemperature Protection（A and B Versions）
－Combined Overvoltage Protection and Brown－Out（C and D Versions）
－$+500 \mathrm{~mA} /-800 \mathrm{~mA}$ Peak Current Source／Sink Capability
－Internal Temperature Shutdown
－Direct Optocoupler Connection
－Extended $\mathrm{V}_{\mathrm{CC}}$ Range Operation Up to 28 V
－Extremely Low No－Load Standby Power
－SO－8 Package
－These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant

## Typical Applications

－High Power ac－dc Converters for TVs，Set－Top Boxes etc．
－Offline Adapters for Notebooks

ON Semiconductor ${ }^{\circledR}$
www．onsemi．com

## QUASI－RESONANT PWM CONTROLLER FOR HIGH POW－ <br> ER AC－DC WALL ADAPTERS



SOIC－8 D SUFFIX CASE 751

## MARKING DIAGRAMS

8 月 月 Н 月
1380x ALYW
$1 甘 甘 甘 甘$
1380x＝Specific Device Code
$x \quad=$ Device Option（A，B，C，or D）
A＝Assembly Location
L＝Wafer Lot
Y＝Year
W＝Work Week
－＝Pb－Free Package

PIN CONNECTIONS


ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 25 of this data sheet．

## TYPICAL APPLICATION EXAMPLE



Figure 1. Typical Application Schematic for A and B Versions


Figure 2. Typical Application Schematic for C and D Versions

PIN FUNCTION DESCRIPTION

| Pin N ${ }^{\circ}$ | Pin Name | Function | Pin Description |
| :---: | :---: | :---: | :--- |
| 1 | ZCD | Zero Crossing Detection <br> Adjust the over power protection | Connected to the auxiliary winding, this pin detects the core <br> reset event. <br> Also, injecting a negative voltage smaller than 0.3 V on this <br> pin will perform over power protection. |
| 2 | FB | Feedback pin | Hooking an optocoupler collector to this pin will allow <br> regulation. |
| 3 | CS | Current sense | This pin monitors the primary peak. |
| 4 | GND | Driver output | The controller ground |
| 5 | DRV | VCC | Supplies the controller | | This pin is connected to an external auxiliary voltage. |
| :--- |
| 6 |

NCP1380 OPTIONS

|  | OTP | OVP | Brown-Out | Auto-Recovery <br> Overcurrent <br> Protection | Latched <br> Overcurrent <br> Protection |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NCP1380 / A | Yes | Yes |  |  | Yes |
| NCP1380 / B | Yes | Yes |  | Yes |  |
| NCP1380 / C |  | Yes | Yes |  | Yes |
| NCP1380 / D |  | Yes | Yes | Yes |  |

## INTERNAL CIRCUIT ARCHITECTURE



Figure 3. Internal Circuit Architecture for Versions A and B


Figure 4. Internal Circuit Architecture for Versions C and D

MAXIMUM RATINGS

| Symbol | Rating | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}(\mathrm{MAX})}$ <br> $\operatorname{ICC}(\mathrm{MAX})$ | Maximum Power Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ pin, continuous voltage Maximum current for $V_{C C}$ pin | $\begin{gathered} -0.3 \text { to } 28 \\ \pm 30 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| $\mathrm{V}_{\text {DRV(MAX) }}$ $\operatorname{IDRV}$ (MAX) | Maximum driver pin voltage, DRV pin, continuous voltage Maximum current for DRV pin | $\begin{gathered} \hline-0.3 \text { to } 20 \\ \pm 1000 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| $\begin{aligned} & \hline \mathrm{V}_{\mathrm{MAX}} \\ & \mathrm{I}_{\mathrm{MAX}} \end{aligned}$ | Maximum voltage on low power pins (except pins DRV and $\mathrm{V}_{\mathrm{CC}}$ ) Current range for low power pins (except pins ZCD, DRV and $\mathrm{V}_{\mathrm{CC}}$ ) | $\begin{gathered} -0.3 \text { to } 10 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| IzCD(MAX) | Maximum current for ZCD pin | +3/-2 | mA |
| $\mathrm{R}_{\text {өJA }}$ | Thermal Resistance Junction-to-Air | 120 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {J(MAX) }}$ | Maximum Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
|  | Operating Temperature Range | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | Storage Temperature Range | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | ESD Capability, HBM Model (Note 1) | 4 | kV |
|  | ESD Capability, MM Model (Note 1) | 200 | V |
|  | ESD Capability, CDM Model (Note 1) | 2 | kV |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device series contains ESD protection and exceeds the following tests:

Human Body Model 4000 V per JEDEC Standard JESD22, Method A114E
Machine Model 200 V per JEDEC Standard JESD22, Method A115A
Charged Device Model 2000 V per JEDEC Standard JESD22-C101D.
2. This device contains latchup protection and exceeds 100 mA per JEDEC Standard JESD78.

ELECTRICAL CHARACTERISTICS (Unless otherwise noted: For typical values $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{ZCD}}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{FB}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {fault }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{T}}=680 \mathrm{pF}$ ) For min $/$ max values $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Max} \mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ )

| Symbol |  | Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SUPPLY SECTION - STARTUP AND SUPPLY CIRCUITS

|  | Supply Voltage |  |  |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} \text { (on) }}$ | Startup Threshold | $\mathrm{V}_{\text {CC }}$ increasing | 16 | 17 | 18 |  |
| $\mathrm{V}_{\mathrm{CC} \text { (off) }}$ | Minimum Operating Voltage | $\mathrm{V}_{\mathrm{CC}}$ decreasing | 8.3 | 9 | 9.4 |  |
| $\mathrm{V}_{\mathrm{CC}(\mathrm{HYS})}$ | Hysteresis $\mathrm{V}_{\text {CC(on) }}-\mathrm{V}_{\text {CC(off) }}$ |  | 7.2 | 8.0 | 9.2 |  |
| $\mathrm{V}_{\text {CC }}$ (latch $)$ | Clamped $\mathrm{V}_{\text {cc }}$ when latched-off | $\mathrm{V}_{\mathrm{CC}}$ decreasing, $\mathrm{I}_{\mathrm{CC}}=30 \mu \mathrm{~A}$ | 6.2 | 7.2 | 8.2 |  |
| $\mathrm{V}_{\mathrm{CC}}$ (reset) | Internal logic reset |  | 6 | 7 | 8 |  |
| $\mathrm{tvCC}_{(\text {(off) }}$ | $V_{C C(\text { off })}$ noise filter |  | - | 5 20 | - | us |
| $\mathrm{tvCC}^{\text {(reset) }}$ | $\mathrm{V}_{\mathrm{CC} \text { (reset) }}$ noise filter |  |  | 20 |  |  |
| $\mathrm{I}_{\mathrm{CC} \text { (start) }}$ | Startup current | FB pin open $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}(\text { (on) })}-0.5 \mathrm{~V}$ | - | 10 | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CC(disch }}$ | Current that discharges $\mathrm{V}_{\mathrm{CC}}$ when the controller gets latched | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ | 3.0 | 4.0 | 5.0 | mA |
| ICC (latch) | Current into $\mathrm{V}_{\mathrm{CC}}$ that keeps the controller latched (Note 3) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ (latch) | 30 | - | - | $\mu \mathrm{A}$ |
|  | Supply Current |  |  |  |  | mA |
|  | Device Disabled/Fault (Note 3) B, C, and D only | $\mathrm{V}_{\mathrm{CC}}>\mathrm{V}_{\mathrm{CC} \text { (off) }}$ | - | 1.7 | 2.0 |  |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Device Enabled/No output load on pin 5 | $\mathrm{F}_{\mathrm{sw}}=10 \mathrm{kHz}$ | - | 1.7 | 2.0 |  |
| ІсС3A | Device Switching (Fsw $=65 \mathrm{kHz}$ ) | $\mathrm{C}_{\text {DRV }}=1 \mathrm{nF}, \mathrm{Fsw}^{\text {a }}=65 \mathrm{kHz}$ | - | 2.65 | 3.0 |  |
| ICC3B | Device Switching VCO mode | $C_{\text {DRV }}=1 \mathrm{nF}, \mathrm{V}_{\mathrm{FB}}=1.25 \mathrm{~V}$ | - | 2.0 | - |  |

CURRENT COMPARATOR - CURRENT SENSE

| $\mathrm{V}_{\text {ILIM }}$ | Current Sense Voltage Threshold | $\mathrm{V}_{\mathrm{FB}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CS}}$ increasing | 0.76 | 0.8 | 0.84 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {LEB }}$ | Leading Edge Blanking Duration for $\mathrm{V}_{\text {ILIM }}$ | Minimum on time minus $\mathrm{I}_{\text {ILIM }}$ | 210 | 275 | 330 | ns |
| $\mathrm{I}_{\text {bias }}$ | Input Bias Current (Note 3) | DRV high | -2 | - | 2 | $\mu \mathrm{~A}$ |
| $\mathrm{t}_{\text {ILIM }}$ | Propagation Delay | $\mathrm{V}_{\mathrm{CS}}>\mathrm{V}_{\text {ILIM }}$ to DRV turn-off | - | 125 | 175 | ns |
| $\mathrm{I}_{\text {peak(VCO) }}$ | Percentage of maximum peak current level at <br> which VCO takes over (Note 4) | $\mathrm{V}_{\mathrm{FB}}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {CS }}$ increasing | 15.4 | 17.5 | 19.6 | $\%$ |

ELECTRICAL CHARACTERISTICS (continued) (Unless otherwise noted: For typical values $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{ZCD}}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{FB}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {fault }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{T}}=680 \mathrm{pF}$ ) For min $/$ max values $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Max} \mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ )

| Symbol |  | Condition | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: | | $V_{\text {OPP(MAX) }}$ | Setpoint decrease for $\mathrm{V}_{\mathrm{ZCD}}=-300 \mathrm{mV}$ (Note 5) | $\mathrm{V}_{\mathrm{ZCD}}=-300 \mathrm{mV}, \mathrm{V}_{\mathrm{FB}}=4 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{CS}}$ increasing | 35 | 37.5 | 40 |
| :---: | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\mathrm{CS}(\text { stop })}$ | Threshold for immediate fault protection activation |  | 1.125 | 1.200 | 1.275 |
| $\mathrm{t}_{\mathrm{BCS}}$ | Leading Edge Blanking Duration for $\mathrm{V}_{\mathrm{CS}(\text { stop })}$ |  | - | 120 | - |

DRIVE OUTPUT - GATE DRIVE

| $\mathrm{R}_{\text {SNK }}$ RSRC | Drive Resistance DRV Sink DRV Source | $\begin{aligned} & V_{\text {DRV }}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DRV}}=2 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 12.5 \\ 20 \end{gathered}$ |  | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISNK ISRC | Drive current capability DRV Sink DRV Source | $\begin{aligned} & V_{\text {DRV }}=10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DRV}}=2 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 800 \\ & 500 \end{aligned}$ | - | mA |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time (10\% to 90\%) | $\begin{aligned} & C_{\text {DRV }}=1 \mathrm{nF}, \mathrm{~V}_{\mathrm{DRV}} \text { from } 0 \text { to } \\ & 12 \mathrm{~V} \end{aligned}$ | - | 40 | 75 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time (90\% to 10\%) | $\begin{aligned} & C_{D R V}=1 \mathrm{nF}, \mathrm{~V}_{\mathrm{DRV}} \text { from } 0 \text { to } \\ & 12 \mathrm{~V} \end{aligned}$ | - | 25 | 60 | ns |
| $\mathrm{V}_{\text {DRV (low) }}$ | DRV Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \text { (off) }+0.2 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF}, \mathrm{R}_{\mathrm{DRV}}=33 \mathrm{k} \Omega \end{aligned}$ | 8.4 | 9.1 | - | V |
| $\mathrm{V}_{\text {DRV(high }}$ | DRV High Voltage (Note 6) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}(\mathrm{MAX})} \\ & \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF} \end{aligned}$ | 10.5 | 13.0 | 15.5 | V |

DEMAGNETIZATION INPUT - ZERO VOLTAGE DETECTION CIRCUIT

| $\mathrm{V}_{\mathrm{ZCD}(\mathrm{TH})}$ | ZCD threshold voltage | $V_{\text {ZCD }}$ decreasing | 35 | 55 | 90 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{ZCD}}(\mathrm{HYS})$ | ZCD hysteresis | $\mathrm{V}_{\mathrm{ZCD}}$ increasing | 15 | 35 | 55 | mV |
| $\begin{aligned} & \mathrm{V}_{\mathrm{CH}} \\ & \mathrm{~V}_{\mathrm{CL}} \end{aligned}$ | Input clamp voltage High state <br> Low state | $\begin{aligned} & l_{\mathrm{pin} 1}=3.0 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{pin} 1}=-2.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} 8 \\ -0.9 \end{gathered}$ | $\begin{gathered} 10 \\ -0.7 \end{gathered}$ | $\begin{gathered} 12 \\ -0.3 \end{gathered}$ | V |
| tDEM | Propagation Delay | $\mathrm{V}_{\mathrm{ZCD}}$ decreasing from 4 V to $-0.3 \mathrm{~V}$ | - | 150 | 250 | ns |
| $\mathrm{C}_{\text {PAR }}$ | Internal input capacitance |  | - | 10 | - | pF |
| tblank | Blanking delay after on-time |  | 2.30 | 3.15 | 4.00 | us |
| $t_{\text {outSS }}$ $t_{\text {out }}$ | Timeout after last demag transition | During soft-start <br> After the end of soft-start | $\begin{aligned} & \hline 28 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & \hline 41 \\ & 5.9 \end{aligned}$ | $\begin{aligned} & 54 \\ & 6.7 \end{aligned}$ | $\mu \mathrm{S}$ |
| $\mathrm{R}_{\text {ZCD (pdown) }}$ | Pulldown resistor (Note 3) |  | 140 | 320 | 700 | $\mathrm{k} \Omega$ |

TIMING CAPACITOR

| $\mathrm{V}_{\mathrm{CT}(\mathrm{MAX})}$ | Maximum voltage on $\mathrm{C}_{\mathrm{T}}$ pin | $\mathrm{V}_{\mathrm{FB}}<\mathrm{V}_{\mathrm{FB}(\mathrm{TH})}$ | 5.15 | 5.40 | 5.65 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CT}}$ | Source current | $\mathrm{V}_{\mathrm{CT}}=0 \mathrm{~V}$ | 18 | 20 | 22 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{CT}(\mathrm{MIN})}$ | Minimum voltage on $\mathrm{C}_{\mathrm{T}}$ pin, discharge switch <br> activated |  | - | - | 90 | mV |
| $\mathrm{C}_{\mathrm{T}}$ | Recommended timing capacitor value |  |  | 220 |  | pF |

FEEDBACK SECTION

| $\mathrm{R}_{\mathrm{FB} \text { (pullup) }}$ | Internal pullup resistor |  | 15 | 18 | 22 | $\mathrm{k} \Omega$ |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {ratio }}$ | Pin FB to current setpoint division ratio |  | 3.8 | 4.0 | 4.2 |  |
| $\mathrm{~V}_{\mathrm{FB}(\mathrm{TH})}$ | FB pin threshold under which $\mathrm{C}_{\mathrm{T}}$ is clamped to <br> $\mathrm{V}_{\mathrm{CT}(\mathrm{MAX})}$ |  | 0.26 | 0.3 | 0.34 | V |

ELECTRICAL CHARACTERISTICS (continued) (Unless otherwise noted: For typical values $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{ZCD}}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{FB}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {fault }}=1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{T}}=680 \mathrm{pF}$ ) For min $/$ max values $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Max} \mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ )

| Symbol |  | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FEEDBACK SECTION |  |  |  |  |  |  |
|  | Valley threshold |  |  |  |  | V |
| $\mathrm{V}_{\mathrm{H} 2 \mathrm{D}}$ | FB voltage where $1^{\text {st }}$ valley ends and $2^{\text {nd }}$ valley starts | $\mathrm{V}_{\mathrm{FB}}$ decreases | 1.316 | 1.4 | 1.484 |  |
| $\mathrm{V}_{\mathrm{H} 3 \mathrm{D}}$ | FB voltage where $2^{\text {nd }}$ valley ends and $3^{\text {rd }}$ valley starts | $\mathrm{V}_{\mathrm{FB}}$ decreases | 1.128 | 1.2 | 1.272 |  |
| $\mathrm{V}_{\mathrm{H} 4 \mathrm{D}}$ | FB voltage where $3^{\text {rd }}$ valley ends and $4^{\text {th }}$ valley starts | $\mathrm{V}_{\mathrm{FB}}$ decreases | 0.846 | 0.9 | 0.954 |  |
| $V_{\text {HVCOD }}$ | FB voltage where $4^{\text {th }}$ valley ends and VCO starts | $\mathrm{V}_{\mathrm{FB}}$ decreases | 0.732 | 0.8 | 0.828 |  |
| $\mathrm{V}_{\mathrm{HvCO}}$ | FB voltage where VCO ends and $4^{\text {th }}$ valley starts | $V_{\text {FB }}$ increases | 1.316 | 1.4 | 1.484 |  |
| $\mathrm{V}_{\mathrm{H} 41}$ | FB voltage where $4^{\text {th }}$ valley ends and $3^{\text {rd }}$ valley starts | $V_{\text {FB }}$ increases | 1.504 | 1.6 | 1.696 |  |
| $\mathrm{V}_{\mathrm{H} 31}$ | FB voltage where $3^{\text {rd }}$ valley ends and $2^{\text {nd }}$ valley starts | $V_{F B}$ increases | 1.692 | 1.8 | 1.908 |  |
| $\mathrm{V}_{\mathrm{H} 21}$ | FB voltage where $2^{\text {nd }}$ valley ends and $1^{\text {st }}$ valley starts | $V_{F B}$ increases | 1.880 | 2.0 | 2.120 |  |

FAULT PROTECTION (ALL VERSIONS)

| TSHDN | Thermal Shutdown | Device switching (Fsw around 65 kHz ) | 140 | - | 170 | ${ }^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TSHDN(HYS) | Thermal Shutdown Hysteresis |  | - | 40 | - | ${ }^{\circ} \mathrm{C}$ |
| tovid | Overload Timer | $\mathrm{V}_{\mathrm{FB}}=4 \mathrm{~V}, \mathrm{~V}_{\text {CS }}>\mathrm{V}_{\text {ILIM }}$ | 75 | 85 | 95 | ms |
| tsstart | Soft-start duration | $\mathrm{V}_{\mathrm{FB}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CS}}$ ramping up, measured from $1^{\text {st }}$ DRV pulse to $\mathrm{V}_{\mathrm{CS} \text { (peak) }}=90 \%$ of VILIM | 2.8 | 3.8 | 4.8 | ms |
| $\mathrm{R}_{\text {Fault(clamp) }}$ | Clamp series resistor |  | 1.3 | 1.55 | 1.8 | $\mathrm{k} \Omega$ |
| V OVP | Fault detection level for OVP | $V_{\text {Fault }}$ increasing | 2.35 | 2.5 | 2.65 | V |
| $t_{\text {latch(delay) }}$ | Delay before latch confirmation |  | 22.5 | 30 | 37.5 | $\mu \mathrm{s}$ |

FAULT PROTECTION A \& B VERSIONS

| $\mathrm{I}_{\text {OTP(REF) }}$ | Reference current for direct connection of an <br> NTC (Note 7) | $\mathrm{V}_{\text {Fault }}=\mathrm{V}_{\text {OTP }}+0.2 \mathrm{~V}$ | 85 | 91 | 97 | $\mu \mathrm{~A}$ |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\text {OTP }}$ | Fault detection level for OTP | $\mathrm{V}_{\text {Fault }}$ decreasing | 0.744 | 0.8 | 0.856 | V |
| $\mathrm{~V}_{\text {Fault(clamp) }}$ | Clamped voltage (Fault pin left open) | Fault pin open | 1.13 | 1.35 | 1.57 | V |

FAULT PROTECTION C \& D VERSIONS

| $\mathrm{V}_{\mathrm{BO}}$ | Brown-Out level | $\mathrm{V}_{\text {Fault }}$ decreasing | 0.744 | 0.8 | 0.856 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{BO}}$ | Sourced hysteresis current $\mathrm{V}_{\text {Fault }}>\mathrm{V}_{\mathrm{BO}}$ | $\mathrm{V}_{\text {Fault }}=\mathrm{V}_{\mathrm{BO}}+0.2 \mathrm{~V}$ | 9 | 10 | 11 | $\mu \mathrm{~A}$ |
| $\mathrm{t}_{\mathrm{BO} \text { (delay) }}$ | Delay before entering and exiting Brown-out |  | 22.5 | 30 | 37.5 | $\mu \mathrm{~s}$ |
| $\mathrm{~V}_{\text {Fault(clamp) }}$ | Clamped voltage (Fault pin left open) | Fault pin open | 1.0 | 1.2 | 1.4 | V |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
3. Guaranteed by design.
4. The peak current setpoint goes down as the load decreases. It is frozen below $\mathrm{I}_{\text {peak }}(\mathrm{VCO})\left(\mathrm{I}_{\text {peak }}=\mathrm{Cst}\right)$
5. If negative voltage in excess to -300 mV is applied to ZCD pin, the current setpoint decrease is no longer guaranteed to be linear
6. Minimum value for $T_{J}=125^{\circ} \mathrm{C}$
7. NTC with $\mathrm{R}_{110}=8.8 \mathrm{k} \Omega$.


Figure 5. $\mathrm{V}_{\mathbf{C C}(o n)}$ vs. Junction Temperature


Figure 7. Icc2 vs. Junction Temperature


Figure 9. Iсс3в vs. Junction Temperature


Figure 6. $\mathbf{V}_{\mathbf{C C}(\text { off })}$ vs. Junction Temperature


Figure 8. I $\mathrm{ICC3}^{\mathrm{A}}$ vs. Junction Temperature


Figure 10. ICC(start) vs. Junction Temperature


Figure 11. $\mathrm{V}_{\text {ILIM }}$ vs. Junction Temperature


Figure 13. $\mathbf{V}_{\text {CS(stop) }}$ vs. Junction Temperature


Figure 15. $\mathrm{V}_{\text {DRV(low) }}$ vs. Junction Temperature


Figure 12. TLEB vs. Junction Temperature


Figure 14. VOPP(MAX) vs. Junction Temperature


Figure 16. $\mathrm{V}_{\mathrm{DRV} \text { (high) }}$ vs. Junction Temperature


Figure 17. $\mathrm{V}_{\mathrm{ZCD}(\mathrm{th})}$ vs. Junction Temperature


Figure 19. $\mathrm{T}_{\text {BLANK }}$ vs. Junction Temperature


Figure 21. $\mathrm{T}_{\text {out }}$ vs. Junction Temperature


Figure 18. $\mathrm{V}_{\text {ZCD(hys) }}$ vs. Junction Temperature


Figure 20. $\mathrm{T}_{\text {outss }}$ vs. Junction Temperature


Figure 22. V ${ }_{\text {OTP }}$ vs. Junction Temperature

NCP1380


Figure 23. IOTP vs. Junction Temperature


Figure 24. $\mathrm{V}_{\mathrm{BO}}$ vs. Junction Temperature


Figure 25. IBO vs. Junction Temperature

## APPLICATION INFORMATION

The NCP1380 implements a standard current-mode architecture operating in quasi-resonant mode. Due to a proprietary circuitry, the controller prevents valley-jumping instability and steadily locks out in selected valley as the power demand goes down. Once the fourth valley is reached, the controller continues to reduce the frequency further down, offering excellent efficiency over a wide operating range. Thanks to a fault timer combined to an OPP circuitry, the controller is able to efficiently limit the output power at high-line.

- Quasi-Resonance Current-mode operation: implementing quasi-resonance operation in peak current-mode control, the NCP1380 optimizes the efficiency by switching in the valley of the MOSFET drain-source voltage. Thanks to a proprietary circuitry, the controller locks-out in a selected valley and remains locked until the output loading significantly changes. When the load becomes lighter, the controller jumps into the next valley. It can go down to the $4^{\text {th }}$ valley if necessary. Beyond this point, the controller reduces its switching frequency by freezing the peak current setpoint. During quasi-resonance operation, in case of very damped valleys, a $5.5 \mu$ s timer emulates the missing valleys.
- Frequency reduction in light-load conditions: when the $4^{\text {th }}$ valley is left, the controller reduces the switching frequency which naturally improves the standby power by a reduction of all switching losses.
- Overpower protection (OPP): When the voltage on ZCD pin swings in flyback polarity, a direct image if the input voltage is applied on ZCD pin. We can thus reduce the peak current depending of $\mathrm{V}_{\mathrm{ZCD}}$ during the on-time.
- Internal soft-start: A soft-start precludes the main power switch from being stressed upon startup. Its duration is fixed and equal to 4 ms .
- Fault input (A and B versions): By combining a dual threshold on the Fault pin, the controller allows the direct connection of an NTC to ground plus a zener diode to a monitored voltage. In case the pin is brought below the OTP threshold by the NTC or above the OVP threshold by the zener diode, the circuit permanently latches-off and $\mathrm{V}_{\mathrm{CC}}$ is clamped to 7.2 V .
- Fault input (C and D versions): The C and D versions of NCP1380 include a brown-out circuit which safely stops the controller in case the input voltage is too low. Restart occurs via a complete startup sequence (latch reset and soft-start). During normal operation, the voltage on this pin is clamped to $\mathrm{V}_{\text {clamp }}$ to give enough room for OVP detection. If the voltage on this pin increases above 2.5 V , the part latches-off.
- Short-circuit protection: Short-circuit and especially over-load protections are difficult to implement when a strong leakage inductance between auxiliary and power windings affects the transformer (where the auxiliary winding level does not properly collapse in presence of an output short). Here, when the internal 0.8 V maximum peak current limit is activated, the timer starts counting up. If the fault disappears, the timer counts down. If the timer reaches completion while the error flag is still present, the controller stops the pulses. This protection is latched on A and C version (the user must unplug and re-plug the power supply to restart the controller) and auto-recovery on B and D versions (if the fault disappears, the SMPS automatically resumes operation). In addition, all versions feature a winding short-circuit protection, that senses the CS signal and stops the controller if $\mathrm{V}_{\mathrm{CS}}$ reaches $1.5 \times \mathrm{V}_{\text {ILIM }}$ (after a reduced LEB of $t_{B C S}$ ). This additional comparator is enabled only during the main LEB duration $t_{\text {LEB }}$, for noise immunity reason.


## NCP1380 OPERATING MODES

NCP1380 has two operating mode: quasi-resonant operation and VCO operation for the frequency foldback.

The operating mode is fixed by the FB voltage as portrayed by Figure 26:

- Quasi-resonant operation occurs for FB voltage higher than 0.8 V (FB decreasing) or higher than 1.4 V (FB increasing) which correspond to high output power and medium output power. The peak current is variable and is set by the FB voltage divided by 4.
- Frequency foldback or VCO mode occurs for FB voltage lower than 0.8 V ( FB decreasing) or lower than 1.4 V (FB increasing). This corresponds to low output
power.
During VCO mode, the peak current decreases down to $17.5 \%$ of its maximum value and is then frozen. The switching frequency is variable and decreases as the output load decreases.
The switching frequency is set by the end of charge of the capacitor connected to the $\mathrm{C}_{\mathrm{T}}$ pin. This capacitor is charged with a constant current source and the capacitor voltage is compared to an internal threshold fixed by FB voltage. When this capacitor voltage reaches the threshold the capacitor is rapidly discharged down to 0 V and a new period start.


Figure 26. Operating Valley According to FB Voltage

## VALLEY DETECTION AND SELECTION

The valley detection is done by monitoring the voltage of the auxiliary winding of the transformer. A valley is detected when the voltage on pin 1 crosses down the 55 mV internal
threshold. When a valley is detected, an internal counter is incremented. The operating valley ( $1^{\text {st }}, 2^{\text {nd }}, 3^{\text {rd }}$ or $4^{\text {th }}$ ) is determined by the FB voltage as shown by Figure 26.


As the output load decreases (FB voltage decreases), the valleys are incremented from the first to the fourth. When the fourth valley is reached, if FB voltage further decreases below 0.8 V , the controller enters VCO mode.

During VCO operation, the peak current continues to decrease until it reaches $17.5 \%$ of the maximum peak current: the switching frequency expands to deliver the
necessary output power. This allows achieving very low standby power consumption.

The Figure 28 shows a simulation case where the output current of a $19 \mathrm{~V}, 60 \mathrm{~W}$ adapter decreases from 2.8 A to 0.1 A. No instability is seen during the valley transitions (Figures 29, 30, 31 and 32)


Figure 28. Output Load is Decreased from 2.8 A Down to 100 mA at 120 Vdc Input Voltage

## NCP1380



Figure 29. Zoom 1: $\mathbf{1}^{\text {st }}$ to $\mathbf{2}^{\text {nd }}$ Valley Transition


Figure 30. Zoom 2: $\mathbf{2}^{\text {nd }}$ to $3^{\text {rd }}$ Valley Transition


Figure 31. Zoom 3: $3^{\text {rd }}$ to $4^{\text {th }}$ Valley Transition


Figure 32. Zoom 4: 4 ${ }^{\text {th }}$ Valley to VCO Mode Transition

## Time Out

In case of extremely damped free oscillations, the ZCD comparator can be unable to detect the valleys. To avoid such situation, NCP1380 integrates a Time Out function that acts as a substitute clock for the decimal counter inside the logic bloc. The controller thus continues its normal operation. To avoid having a too big step in frequency, the time out duration is set to $5.5 \mu$ s. Figures 34 and 35 detail the time out operation.

The NCP1380 also features an extended time out during the soft-start.

Indeed, at startup, the output voltage reflected on the auxiliary winding is low. Because of the voltage drop
introduced by the Over Power Compensation diode (Figure 40), the voltage on the ZCD pin is very low and the ZCD comparator might be unable to detect the valleys. In this condition, setting the DRV Latch with the $5.5 \mu \mathrm{~s}$ time-out can lead to a continuous conduction mode operation (CCM) at the beginning of the soft-start. This CCM operation only last a few cycles until the voltage on ZCD pin becomes high enough to be detected by the ZCD comparator. To avoid this, the time-out duration is extended to $40 \mu$ s during the soft-start in order to ensure that the transformer is fully demagnetized before the MOSFET is turned-on.


Figure 33. Time Out Circuit


Figure 34. Time Out Case $n^{\circ} 1$ : the $3^{\text {rd }}$ Valley is Missing


Figure 35. Time Out Case $n^{\circ} 2$ : the $3^{\text {rd }}$ and $4^{\text {th }}$ Valley are Missing

## VCO MODE OR FREQUENCY FOLDBACK

VCO operation occurs for FB voltage lower than 0.8 V (FB decreasing), or lower than 1.4 V (FB increasing). This corresponds to low output power.

During VCO operation, the peak current is fixed to $17.5 \%$ of his maximum value and the frequency is variable and expands as the output power decreases.

The frequency is set by the end of charge of the capacitor connected to the $\mathrm{C}_{\mathrm{T}}$ pin. This capacitor is charged with a constant current source and its voltage is compared to an internal threshold ( $\mathrm{V}_{\mathrm{FBth}}$ ) fixed by FB voltage (see

Figure 27). When this capacitor voltage reaches the threshold, the capacitor is rapidly discharged down to 0 V and a new period start. The internal threshold is inversely proportional to FB voltage. The relationship between $\mathrm{V}_{\mathrm{FB}}$ and $V_{\text {FBth }}$ is given by Equation 1.

$$
\begin{equation*}
\mathrm{V}_{\mathrm{FBth}}=6.5-(10 / 3) \mathrm{V}_{\mathrm{FB}} \tag{eq.1}
\end{equation*}
$$

When $\mathrm{V}_{\mathrm{FB}}$ is lower than $0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CT}}$ is clamped to $\mathrm{V}_{\mathrm{CT}(\mathrm{MAX})}$ which is typically 5.5 V . Figure 36 shows the VCO mode at works.


Figure 36. In VCO Mode, as the Power Output Decreases, the Frequency Expands

## SHORT-CIRCUIT OR OVERLOAD MODE

Figure 37 shows the implementation of the fault timer.


Figure 37. Overload Detection Schematic

When the current in the MOSFET is higher than $\mathrm{V}_{\text {ILIM }} /$ $\mathrm{R}_{\text {sense }}$ "Max Ip" comparator trips and the digital timer starts counting: the timer count is incremented each 10 ms . When the current comes back within safe limits, "Max Ip" comparator becomes silent and the timer count down: the timer count is decremented each 10 ms . In normal overload conditions the timer reaches its completion when it has counted up 8 times 10 ms .

On B and D version, when the timers reaches its completion, the circuit enter auto-recovery mode: the circuit stops all operations and $\mathrm{V}_{\mathrm{CC}}$ decreases via the circuit own consumption ( $\mathrm{I}_{\mathrm{CC1}}$ ). When $\mathrm{V}_{\mathrm{CC}}$ reaches $\mathrm{V}_{\mathrm{CC}(\text { off }}$, the circuit goes in startup mode and restart switching. (see Figure 38) This ensures a low duty-cycle burst operation in fault mode.

On A and C versions, when the timers finishes counting 80 ms , the circuit goes in latch mode (Figure 39): the DRV pulses stop and $\mathrm{V}_{\mathrm{CC}}$ is pulled down to $\mathrm{V}_{\mathrm{CC}(\text { latch })}$ which is 7.2 V typically. The circuit un-latches when the current circulating in $\mathrm{V}_{\text {CC }}$ pin drops below $\mathrm{I}_{\text {CC(lath) }}$.
In parallel to the cycle-by-cycle sensing of the CS pin, another comparator with a reduced LEB ( $\mathrm{t}_{\mathrm{BCS}}$ ) and a threshold of 1.2 V is able to sense winding short-circuit and immediately shut down the controller. Depending on the version, this additional protection is either latched or auto-recovery, according to the overload protection behavior.


Figure 38. Auto-Recovery Short-Circuit Protection on B and D Versions


Figure 39. Latched Short-Circuit Protection on A and C Versions

## OVER POWER COMPENSATION

The over power compensation is achieved by monitoring the signal on ZCD pin (pin 1). Indeed, a negative voltage applied on this pin directly affects the internal voltage reference setting the maximum peak current (Figure 40).

When the power MOSFET is turned-on, the auxiliary winding voltage becomes a negative voltage proportional to
the input voltage. As the auxiliary winding is already connected to ZCD pin for the valley detection, by selecting the right values for $\mathrm{R}_{\mathrm{opu}}$ and $\mathrm{R}_{\mathrm{op}}$, we can easily perform over power compensation.


Figure 40. Over Power Compensation Circuit

To ensure optimal zero-crossing detection, a diode is needed to bypass $\mathrm{R}_{\mathrm{opu}}$ during the off-time.

If we apply the resistor divider law on the pin 1 during the on-time, we obtain the following relationship:

$$
\begin{equation*}
\frac{\mathrm{R}_{\mathrm{ZCD}}+\mathrm{R}_{\mathrm{opu}}}{\mathrm{R}_{\mathrm{opl}}}=-\frac{\mathrm{N}_{\mathrm{p}, \mathrm{aux}} \mathrm{~V}_{\mathrm{in}}-\mathrm{V}_{\mathrm{OPP}}}{\mathrm{~V}_{\mathrm{OPP}}} \tag{eq.2}
\end{equation*}
$$

Where:
$\mathrm{N}_{\mathrm{p}, \mathrm{aux}}$ is the auxiliary to primary turn ration: $\mathrm{N}_{\mathrm{p}, \mathrm{aux}}=\mathrm{N}_{\mathrm{aux}}$ / $\mathrm{N}_{\mathrm{p}}$
$\mathrm{V}_{\mathrm{in}}$ is the DC input voltage
$\mathrm{V}_{\text {OPP }}$ is the negative OPP voltage
By selecting a value for $R_{\text {opl }}$, we can easily deduce $R_{\text {opu }}$ using Equation 2. While selecting the value for $\mathrm{R}_{\mathrm{opl}}$, we must be careful not choosing a too low value for this resistor in order to have enough voltage for zero-crossing detection during the off-time. We recommend having at least 8 V on ZCD pin, the maximum voltage being 10 V .

During the off-time, ZCD pin voltage can be expressed as follows:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{ZCD}}=\frac{\mathrm{R}_{\mathrm{opl}}}{\mathrm{R}_{\mathrm{ZCD}}+\mathrm{R}_{\mathrm{opl}}}\left(\mathrm{~V}_{\mathrm{aux}}-\mathrm{V}_{\mathrm{d}}\right) \tag{eq.3}
\end{equation*}
$$

We can thus deduce the relationship between $\mathrm{R}_{\text {opl }}$ and RZCD:

$$
\begin{equation*}
\frac{R_{\mathrm{ZCD}}}{\mathrm{R}_{\mathrm{opl}}}=\frac{\mathrm{V}_{\mathrm{aux}}-\mathrm{V}_{\mathrm{d}}-\mathrm{V}_{\mathrm{ZCD}}}{\mathrm{~V}_{\mathrm{ZCD}}} \tag{eq.4}
\end{equation*}
$$

Design example:
$\mathrm{V}_{\text {aux }}=18 \mathrm{~V}$
$\mathrm{V}_{\mathrm{d}}=0.6 \mathrm{~V}$
$\mathrm{N}_{\mathrm{p}, \mathrm{aux}}=0.18$
If we want at least 8 V on ZCD pin, we have:

$$
\begin{align*}
\frac{R_{\mathrm{ZCD}}}{R_{\mathrm{opl}}} & =\frac{V_{\mathrm{aux}}-V_{d}-V_{\mathrm{ZCD}}}{V_{\mathrm{ZCD}}}  \tag{eq.5}\\
& =\frac{18-0.6-8}{8} \approx 1.2
\end{align*}
$$

We can choose: $\mathrm{R}_{\mathrm{ZCD}}=1 \mathrm{k} \Omega$ and $\mathrm{R}_{\mathrm{opl}}=1 \mathrm{k} \Omega$.
For the over power compensation, we need to decrease the peak current by $37.5 \%$ at high line ( 370 Vdc). The corresponding OPP voltage is:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OPP}}=0.375 \times \mathrm{V}_{\mathrm{ILIM}}=-300 \mathrm{mV} \tag{eq.6}
\end{equation*}
$$

Using Equation 2, we have:

$$
\begin{align*}
\frac{R_{\text {ZCD }}+R_{\text {opu }}}{R_{\text {opt }}} & =-\frac{N_{\text {p,aux }} V_{\text {lin }}-V_{\text {OPP }}}{V_{\text {OPP }}} \\
& =\frac{-0.18 \times 370-(-0.3)}{(-0.3)}=221 \tag{eq.7}
\end{align*}
$$

Thus,

$$
\begin{equation*}
R_{\text {opu }}=221_{\mathrm{Ropl}}-R_{\mathrm{ZCD}}=221 \times 1 \mathrm{k}-1 \mathrm{k}=220 \mathrm{k} \Omega \tag{eq.8}
\end{equation*}
$$

## OVERVOLTAGE/OVERTEMPERATURE DETECTION (A AND B VERSIONS)

Overvoltage and overtemperature detection is achieved by reading the voltage on pin 7 (See Figure 41).


Figure 41. OVP/OTP Circuitry

The $\mathrm{I}_{\mathrm{OTP}(\mathrm{REF})}$ current ( $91 \mu \mathrm{~A}$ typ.) biases the Negative Temperature Coefficient sensor (NTC), naturally imposing a dc voltage on the OTP pin. An internal clamp limit the pin 7 voltage to 1.2 V when the NTC resistance is high (For example, at $25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{NTC}}>100 \mathrm{k} \Omega$ ). When the temperature increases, the NTC's resistance reduces bringing the pin 7 voltage down until it reaches a typical value of 0.8 V : the comparator trips and latches-off the controller (see Figure 42).

In case of overvoltage, the zener diode starts to conduct and inject current inside the internal clamp resistor $\mathrm{R}_{\text {clamp }}$ thus causing the pin 7 voltage to increase. When this voltage reaches the OVP threshold ( 2.5 V typ), the controller is latched-off: all the DRV pulses stops and $\mathrm{V}_{\mathrm{CC}}$ is pulled-down to $\mathrm{V}_{\mathrm{CC}(\text { latch })}(7.2 \mathrm{~V}$ typ). The circuit un-latches when the current circulating in $\mathrm{V}_{\mathrm{CC}}$ pin drops below $\mathrm{I}_{\mathrm{CC}(\text { latch })}$, thus the user must unplug and replug the power supply.


Figure 42. Overvoltage and Overtemperature Chronograms

## OVERVOLTAGE PROTECTION/BROWN-OUT (C AND D VERSIONS)

The C and D versions of NCP1380 combine brown-out and overvoltage detection on pin 7.


Figure 43. Brown-out and Overvoltage Protection

In order to protect the power supply against low input voltage condition, the pin 7 permanently monitors a fraction of the bulk voltage through a voltage divider. When this image of bulk voltage is below the $\mathrm{V}_{\mathrm{BO}}$ threshold, the controller stops switching. When the bulk voltage comes back within safe limits, the circuit will restart pulsing only
when $\mathrm{V}_{\mathrm{CC}}$ reaches $\mathrm{V}_{\mathrm{CC}(\mathrm{on})}$ (Figure 44): this ensures a clean startup sequence with soft-start. The hysteresis for the brown-out function is implemented with a high side current source sinking $10 \mu \mathrm{~A}$ when the brown-out comparator is high $\left(\mathrm{V}_{\text {bulk }}<\mathrm{V}_{\text {bulk(on) }}\right)$


Figure 44. Brown-out Operating Chronograms

In order to avoid having a too high voltage on pin 7 if the bulk voltage is high, an internal clamp limits the voltage.

In case of overvoltage, the zener diode will start to conduct and inject current inside the internal clamp resistor
$\mathrm{R}_{\text {clamp }}$ thus causing pin 7 voltage to increase. When this voltage reaches $\mathrm{V}_{\mathrm{OVP}}$, the controller latches-off and stays latched until the user cycles down the power supply (Figure 45).


Figure 45. Operating Chronograms in Case of Overvoltage

The following equations show how to calculate the brownout resistors.

First of all, select the bulk voltage value at which the controller must start switching ( $\mathrm{V}_{\text {bulk(on) }}$ ) and the bulk voltage for shutdown $\left(\mathrm{V}_{\text {bulk }}\right.$ (off) $)$. Then use the following equation to calculate $\mathrm{R}_{\text {bou }}$ and $\mathrm{R}_{\mathrm{bol}}$.

$$
\begin{align*}
& R_{\text {bol }}= \frac{V_{B O}\left(V_{\text {bulk(on) }}-V_{\text {bulk(off) }}\right)}{\mathrm{I}_{\mathrm{BO}}\left(\mathrm{~V}_{\text {bulk(on) }}-\mathrm{V}_{\mathrm{BO}}\right)}  \tag{eq.9}\\
& \mathrm{R}_{\text {bou }}=\frac{\mathrm{R}_{\text {bol }}\left(\mathrm{V}_{\text {bulk(on) }}-\mathrm{V}_{\mathrm{BO}}\right)}{\mathrm{V}_{\mathrm{BO}}} \tag{eq.10}
\end{align*}
$$

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NCP1380ADR2G | SOIC-8 <br> $($ Pb-Free) | $2500 /$ Tape \& Reel |
| NCP1380BDR2G | SOIC-8 <br> (Pb-Free) | $2500 /$ Tape \& Reel |
| NCP1380CDR2G | SOIC-8 <br> (Pb-Free) | $2500 /$ Tape \& Reel |
| NCP1380DDR2G | SOIC-8 <br> (Pb-Free) | $2500 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


SOIC-8 NB
CASE 751-07
ISSUE AK
SCALE 1:1
DATE 16 FEB 2011


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW
7. 751-01 THRU 751-06 AR
STANDARD IS 751-07.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0 |
|  | $\circ$ | 8 |  |  |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

## GENERIC

MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
= Year
$\begin{array}{ll}\mathrm{W} & =\text { Work Week } \\ \text { - } & =\text { Pb-Free Package }\end{array}$
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{=}$ ", may or may not be present. Some products may not follow the Generic Marking.
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-8 NB | PAGE 1 OF 2 |

[^0] rights of others.

SOIC-8 NB
CASE 751-07
ISSUE AK
DATE 16 FEB 2011

STYLE

| PIN 1. | EMITTER |
| ---: | :--- |
| 2. | COLLECTOR |
| 3. | COLLECTOR |
| 4. | EMITTER |
| 5. | EMITTER |
| 6. | BASE |
| 7. | BASE |
| 8. | EMITTER |
| STYLE 5: |  |
| PIN 1. | DRAIN |
| 2. | DRAIN |
| 3. | DRAIN |
| 4. | DRAIN |
| 5. | GATE |
| 6. | GATE |
| 7. | SOURCE |
| 8. | SOURCE |

STYLE 9:
PIN 1. EMITTER, COMMON
COLLECTOR, DIE \#1 COLLECTOR, DIE \#2 EMITTER, COMMON EMITTER, COMMON BASE, DIE \#2
BASE, DIE \#1
8. EMITTER, COMMON

STYLE 13:
PIN 1. N.C.
2. SOURCE
3. SOURCE

GATE
DRAIN
DRAIN
DRAIN
8. DRAIN

STYLE 17:
PIN 1. VCC
V2OUT
V10UT
V10UT
TXE
RXE
VEE
7. GND
8. ACC

STYLE 21:
PIN 1. CATHODE 1
2. CATHODE 2
3. CATHODE 3

CATHODE 4
CATHODE 5
6. COMMON ANODE
7. COMMON ANODE
8. CATHODE 6

STYLE 25:
PIN 1. VIN
2. $\mathrm{N} / \mathrm{C}$

REXT
GND
IOUT
IOUT
IOUT
8. IOUT

## STYLE 29

PIN 1. BASE, DIE \#
EMITTER, \#1
BASE, \#2
. EMITTER, \#2
5. COLLECTOR, \#2
6. COLLECTOR, \#2
7. COLLECTOR, \#1
8. COLLECTOR, \#1

STYLE
PIN 1. COLIECTOR,
2. COLLECTOR, \#
3. COLLECTOR, \#2

COLLECTOR, \#2
BASE, \#2
. EMITTER, \#2
7. BASE, \#1
8. EMITTER, \#1

STYLE 6:
PIN 1. SOURCE
DRAIN
3. DRAIN
4. SOURCE

SOURCE
6. GATE
7. GATE
8. SOURCE

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT

GROUND
GROUND
BIAS 2
7. INPUT
8. GROUND

STYLE 14
PIN 1. N-SOURCE
2. N-GATE
. P-SOURCE
P-GATE
5.DRAIN
6. P-DRAIN
7. N-DRAIN
8. N -DRAIN

STYLE 18
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 22 :
PIN 1. I/O LINE
2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC
4. I/O LINE 3
5. COMMON ANODE/GND
6. I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 26:
PIN 1. GND
2. $\mathrm{dv} / \mathrm{dt}$
3. ENABLE
4. ILIMIT

SOURCE
SOURCE
SOURCE
8. VCC

STYLE 30:
PIN 1. DRAIN 1
2. DRAIN 1
. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
. SOURCE 1/DRAIN 2
SOURCE 1/DRAIN 2
8. GATE 1

STYLE 3
STYLE
2. DRAIN, DIE
2. DRAIN, \#1
2. DRAIN, \#
3. DRAIN, \#2
4. DRAIN, \#2
5. GATE, \#2
7. GATE, \#1
8. SOURCE, \#1

## STYLE 7

PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

## STYLE 11:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN 1
8. DRAIN 1

## STYLE 15:

PIN 1. ANODE 1
2. ANODE 1
3. ANODE 1
4. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

## STYLE 19:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

## STYLE 23:

PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

STYLE 27:
PIN 1. ILIMIT
2. OVLO
3. UVLO
4. INPUT+
5. INPUT+
5. SOURCE
6. SOURCE
7. SOURCE
8. DRAIN

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
8. COMMON CATHODE

## STYLE 8:

PIN 1. COLLECTOR, DIE \#1
2. BASE, \#1
3. BASE, \#2
4. COLLECTOR, \#2
5. COLLECTOR, \#2
6. EMITTER, \#2
7. EMITTER, \#1
8. COLLECTOR, \#1

## STYLE 12

PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 16:

PIN 1. EMITTER, DIE \#1
2. BASE, DIE \#1
3. EMITTER, DIE \#2
3. EMITTER, DIE
4. BASE, DIE \#2
4. BASE, DIE \#2
6. COLLECTOR, DIE \#2
7. COLLECTOR, DIE \#1
8. COLLECTOR, DIE \#1

## STYLE 20:

PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 24
PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

## STYLE 28:

PIN 1. SW_TO_GND
2. DASIC $\bar{O} F F$
3. DASIC_SW_DET
4. GND
5. V_MON
6. VBULK
7. VBULK
8. VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| :---: | :---: | :---: |
| DESCRIPTION: | SOIC-8 NB | PAGE 2 OF 2 |

ON Semiconductor and (0N) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Controllers category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
AZ7500EP-E1 NCP1218AD65R2G NCP1234AD100R2G NCP1244BD065R2G NCP1336ADR2G NCP6153MNTWG NCP81101BMNTXG
NCP81205MNTXG SJE6600 SMBV1061LT1G SG3845DM NCP4204MNTXG NCP6132AMNR2G NCP81102MNTXG
NCP81203MNTXG NCP81206MNTXG NX2155HCUPTR UBA2051C FSL4110LRLX MAX8778ETJ+ NTBV30N20T4G
NCP1240AD065R2G NCP1240FD065R2G NCP1361BABAYSNT1G NTC6600NF NCP1230P100G NCP1612BDR2G NX2124CSTR SG2845M NCP81101MNTXG TEA19362T/1J IFX81481ELV NCP81174NMNTXG NCP4308DMTTWG NCP4308DMNTWG NCP4308AMTTWG NCP1251FSN65T1G NCP1246BLD065R2G NTE7154 NTE7242 LTC7852IUFD-1\#PBF LTC7852EUFD-1\#PBF MB39A136PFT-G-BND-ERE1 NCP1256BSN100T1G LV5768V-A-TLM-E NCP1365BABCYDR2G NCP1365AABCYDR2G MCP1633TE/MG NCV1397ADR2G NCP1246ALD065R2G


[^0]:    ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

