## NCP336, NCP337

## Controlled Load Switch with Auto-Discharge Path, 3 A

## Description

The NCP336 and NCP337 are very low Ron MOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

Indeed, thanks to a current consumption optimization with PMOS structure, leakage currents are eliminated by isolating connected IC on the battery when not used.

Output discharge path is also embedded to eliminate residual voltages on the output rail for the NCP337 part only.

Proposed in a wide input voltage range from 1.2 V to 5.5 V , in a small $1 \times 1.5 \mathrm{~mm}$ WLCSP6, pitch 0.5 mm .

## Features

- 1.2 V - 5.5 V Operating Range
- $21 \mathrm{~m} \Omega$ P MOSFET at 4.5 V
- DC Current up to 3 A
- Output Auto-Discharge
- Active High EN Pin
- WLCSP6 $1 \times 1.5 \mathrm{~mm}$
- This Device is $\mathrm{Pb}-$ Free, Halogen Free/BFR Free and is RoHS Compliant


## Applications

- Mobile Phones
- Tablets
- Digital Cameras
- GPS
- Portable Devices

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

## PIN CONNECTIONS


(Top View)

## ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.


Figure 1. Typical Application Circuit

Table 1. PIN FUNCTION DESCRIPTION

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| IN | A2, B2 | POWER | Load-switch input voltage; connect a 1 $\mu$ F or greater ceramic capacitor from IN to GND <br> as close as possible to the IC. |
| GND | C1 | POWER | Ground connection. |
| EN | C2 | INPUT | Enable input, logic high turns on power switch. |
| OUT | A1, B1 | OUTPUT | Load-switch output; connect a 1 $\mu F$ ceramic capacitor from OUT to GND as close as <br> possible to the IC is recommended. |



Figure 2. Block Diagram

Table 2. MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| IN, OUT, EN, Pins: (Note 1) | $\mathrm{V}_{\mathrm{EN}}, \mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | -0.3 to +7.0 | V |
| From IN to OUT Pins: Input/Output (Note 1) | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | 0 to +7.0 | V |
| Maximum Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{STG}}$ | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Moisture Sensitivity (Note 2) | MSL | Level 1 |  |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 3. OPERATING CONDITIONS

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Operational Power Supply |  |  | 1.2 |  | 5.5 | V |
| $\mathrm{V}_{\text {EN }}$ | Enable Voltage |  |  | 0 |  | 5.5 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature Range |  |  | -40 | 25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Junction Temperature Range |  |  | -40 | 25 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\text {IN }}$ | Decoupling input capacitor |  |  | 1 |  |  | $\mu \mathrm{F}$ |
| Cout | Decoupling output capacitor |  |  | 1 |  |  | $\mu \mathrm{F}$ |
| $\mathrm{R}_{\text {өJA }}$ | Thermal Resistance Junction to Air | WLCSP package (Note 3) |  |  | 100 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Iout | Maximum DC current |  |  |  |  | 3 | A |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation Rating (Note 4) | $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}$ | WLCSP package |  | 0.66 |  | W |
|  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | WLCSP package |  | 0.26 |  | W |

1. According to JEDEC standard JESD22-A108.
2. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.
3. The $\mathrm{R}_{\theta \mathrm{AA}}$ is dependent of the PCB heat dissipation and thermal via.
4. The maximum power dissipation (PD) is given by the following formula:

$$
P_{D}=\frac{T_{J M A X}-T_{A}}{R_{\text {ӨJA }}}
$$

Table 4. ELECTRICAL CHARACTERISTIC Min \& Max Limits apply for $T_{A}$ between $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for $\mathrm{V}_{\text {IN }}$ between 1.2 V to 5.5 V (Unless otherwise noted). Typical values are referenced to $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{I N}=5 \mathrm{~V}$ (Unless otherwise noted).

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

POWER SWITCH

| $\mathrm{R}_{\text {DSON }}$ | Static drain-source on-state resistance | $\mathrm{Vin}=5.5 \mathrm{~V}$ | $\mathrm{I}=1 \mathrm{~A}$ (Note 5) |  | 20 | 22 | $\mathrm{m} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{Vin}=4.5 \mathrm{~V}$ | $\mathrm{I}=500 \mathrm{~mA}$ (Note 5) |  | 21 | 25 |  |
|  |  | $\mathrm{Vin}=3.3 \mathrm{~V}$ | $\mathrm{I}=500 \mathrm{~mA}$ (Note 5) |  | 23 | 28 |  |
|  |  | $\mathrm{Vin}=2.5 \mathrm{~V}$ | $\mathrm{I}=500 \mathrm{~mA}$ (Note 5) |  | 28 | 35 |  |
|  |  | $\mathrm{Vin}=1.8 \mathrm{~V}$ | $\mathrm{I}=250 \mathrm{~mA}$ (Note 5) |  | 40 | 45 |  |
|  |  | $\mathrm{Vin}=1.2 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{l}=200 \mathrm{~mA}$ |  | 95 | 120 |  |
| Rdis | Output discharge path | $\mathrm{EN}=$ low |  |  | 70 | 90 | $\Omega$ |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  |  | 0.9 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  |  |  | 0.5 |  |
| $\mathrm{R}_{\mathrm{pd}}$ | EN pull down resistor |  |  |  | 5 |  | $\mathrm{M} \Omega$ |

QUIESCENT CURRENT

| Istd | Standby current | Vin $=4.2 \mathrm{~V}$ | $\mathrm{EN}=$ low, No load |  |  | 1 | $\mu \mathrm{~A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Iq | Quiescent current | Vin $=4.2 \mathrm{~V}$ | $\mathrm{EN}=$ high, No load |  |  | 1 | $\mu \mathrm{~A}$ |

TIMINGS

TIMINGS

| $\mathrm{T}_{\mathrm{EN}}$ | Enable time | $\begin{gathered} \hline \text { Vin }=3.6 \mathrm{~V} \\ \text { (Note 6) } \end{gathered}$ | $\mathrm{R}_{\mathrm{L}}=25 \Omega$, Cout $=1 \mu \mathrm{~F}$ | 323 | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{R}}$ | Output rise time |  | $\mathrm{R}_{\mathrm{L}}=25 \Omega$, Cout $=1 \mu \mathrm{~F}$ | 810 |  |
| TON | ON time ( $\mathrm{T}_{\mathrm{EN}}+\mathrm{T}_{\mathrm{R}}$ ) |  | $\mathrm{R}_{\mathrm{L}}=25 \Omega$, Cout $=1 \mu \mathrm{~F}$ | 1130 |  |
| $\mathrm{T}_{\mathrm{F}}$ | Output fall time |  | NCP337. $\mathrm{R}_{\mathrm{L}}=25 \Omega$, Cout $=1 \mu \mathrm{~F}$ | 42 |  |

5. Guaranteed by design and characterization
6. Parameters are guaranteed for C LOAD and $R_{\text {LOAD }}$ connected to the OUT pin with respect to the ground

TIMINGS


Figure 3. Enable, Rise and Fall Time


Figure 4. Rdson ( $\mathrm{m} \Omega$ ) vs. Vin (V)


Figure 5. Rdson ( $\mathrm{m} \Omega$ ) vs. Iload ( A )


Figure 6. Rdson ( $\mathbf{m} \Omega$ ) vs. Temperature $\left({ }^{\circ} \mathrm{C}\right)$ at 100 mA


Figure 8. Standby ( $\mu \mathrm{A}$ ) and Leakage Current ( $\mu \mathrm{A}$ ) vs. Vin (V)


Figure 10. Leakage Current ( $\mu \mathrm{A}$ ) vs. Temperature ( ${ }^{\circ} \mathrm{C}$ )


Figure 9. Standby Current ( $\mu \mathrm{A}$ ) vs. Temperature ( ${ }^{\circ} \mathrm{C}$ )


Figure 11. Quiescent Current ( $\mu \mathrm{A}$ ) vs. Temperature ( ${ }^{\circ} \mathrm{C}$ )


Figure 12. Enable Time and Rise Time


Figure 13. Disable Time and Fall Time

## FUNCTIONAL DESCRIPTION

## Overview

The NCP337 is a high side P channel MOSFET power distribution switch designed to isolate ICs connected on the battery in order to save energy. The part can be turned on, with a wide range of battery from 1.2 V to 5.5 V .

## Enable Input

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing P MOS switch off.

The IN/OUT path is activated with a minimum of Vin of 1.2 V and EN forced to high level.

## Auto Discharge

NMOS FET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin.

The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path (Pull down NMOS) stays activated as long as EN pin is set at low level and Vin $>1.2 \mathrm{~V}$.

In order to limit the current across the internal discharge Nmosfet, the typical value is set at $70 \Omega$.

## Cin and Cout Capacitors

IN and OUT, $1 \mu \mathrm{~F}$, at least, capacitors must be placed as close as possible the part to for stability improvement.

## NCP336, NCP337

## APPLICATION INFORMATION

## Power Dissipation

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

- $\mathrm{P}_{\mathrm{D}}=\mathrm{R}_{\mathrm{DS}(\mathrm{on})} \mathrm{x}\left(\mathrm{I}_{\mathrm{OUT}}\right)^{2}$
$\mathrm{P}_{\mathrm{D}}=$ Power dissipation (W)
$\mathrm{R}_{\mathrm{DS}(\mathrm{on})}=$ Power MOSFET on resistance $(\Omega)$
$\mathrm{I}_{\text {OUT }}=$ Output current (A)
- $\mathrm{T}_{\mathrm{J}}=\mathrm{P}_{\mathrm{D}} \times \mathrm{R}_{\theta J \mathrm{~A}}+\mathrm{T}_{\mathrm{A}}$
$\mathrm{T}_{\mathrm{J}}=$ Junction temperature $\left({ }^{\circ} \mathrm{C}\right)$
$\mathrm{R}_{\theta \mathrm{JA}}=$ Package thermal resistance $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature $\left({ }^{\circ} \mathrm{C}\right)$


## PCB Recommendations

The NCP337 integrates an up to 3 A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the $\mathrm{R}_{\theta \mathrm{JA}}$ of the package can be decreased, allowing higher power dissipation.


Figure 14. Routing Example: 2 oz, 4 layers with vias across 2 internal inners.

Example of application definition.

$$
T_{J}-T_{A}=R_{\theta J A} \times P_{D}=R_{\theta J A} \times R_{D S(o n)} \times I^{2}
$$

$\mathrm{T}_{\mathrm{J}}$ : junction temperature.
$\mathrm{T}_{\mathrm{A}}$ : ambient temperature.
$\mathrm{R}_{\theta}=$ Thermal resistance between IC and air, through PCB.
$\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$ : intrinsic resistance of the IC Mosfet.
I: load DC current.
Taking into account of $\mathrm{R}_{\theta}$ obtain with:

- $1 \mathrm{oz}, 2$ layers: $100^{\circ} \mathrm{C} / \mathrm{W}$.

At $3 \mathrm{~A}, 25^{\circ} \mathrm{C}$ ambient temperature, $\mathrm{R}_{\mathrm{DS}(\text { on) }} 20 \mathrm{~m} \Omega @$ Vin 5 V , the junction temperature will be:
$T_{J}=T_{A}+R_{\theta} \times P_{D}=25+\left(0.024 \times 3^{2}\right) \times 100=43^{\circ} \mathrm{C}$
Taking into account of $\mathrm{R}_{\theta}$ obtain with:

- 2 oz, 4 layers: $60^{\circ} \mathrm{C} / \mathrm{W}$.

At $3 \mathrm{~A}, 65^{\circ} \mathrm{C}$ ambient temperature, $\mathrm{R}_{\mathrm{DS}(\mathrm{on)}} 24 \mathrm{~m} \Omega @$ Vin 5 V , the junction temperature will be:
$T_{J}=T_{A}+R_{\theta} \times P_{D}=65+\left(0.024 \times 3^{2}\right) \times 60=78^{\circ} \mathrm{C}$

## ORDERING INFORMATION

| Device | Marking | Option | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: | :---: | :---: |
| NCP337FCT2G | AC | Auto discharge | WLCSP $1 \times 1.5 \mathrm{~mm}$ | 3000 Tape $/$ Reel |
| NCP336FCT2G | AF | Without Autodischarge | WLCSP $1 \times 1.5 \mathrm{~mm}$ | 3000 Tape $/$ Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
2. CONTROLLING DIMENSION: MILLIMETERS
3. COPLANARITY APPLIES TO SPHERICAL

CROWNS OF SOLDER BALLS.

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 0.54 | 0.63 |
| A1 | 0.22 | 0.28 |
| A2 | 0.33 REF |  |
| b | 0.29 | 0.34 |
| D | 1.00 BSC |  |
| E | 1.50 BSC |  |
| e | 0.50 BSC |  |



RECOMMENDED SOLDERING FOOTPRINT*

*For additional information on our Pb -Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER: | 98AON79918E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |  |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | WLCSP6, 1.00X1.50 |  | PAGE 1 OF 1 |

[^0]onsemi, OnSemi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1800-282-9855 Toll Free USA/Canada
Phone: 011421337902910

Europe, Middle East and Africa Technical Support:
Phone: 00421337902910
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Management IC Development Tools category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
EVAL-ADM1168LQEBZ EVB-EP5348UI MIC23451-AAAYFL EV MIC5281YMME EV DA9063-EVAL ADP122-3.3-EVALZ ADP130-0.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP1712-3.3-EVALZ ADP1714-3.3-EVALZ ADP1715-3.3EVALZ ADP1716-2.5-EVALZ ADP1740-1.5-EVALZ ADP1752-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6EVALZ ADP1873-0.6-EVALZ ADP1874-0.3-EVALZ ADP1882-1.0-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP21021.875EVALZ ADP2102-1.8-EVALZ ADP2102-2-EVALZ ADP2102-3-EVALZ ADP2102-4-EVALZ ADP2106-1.8-EVALZ ADP2147CB110EVALZ AS3606-DB BQ24010EVM BQ24075TEVM BQ24155EVM BQ24157EVM-697 BQ24160EVM-742 BQ24296MEVM-655 BQ25010EVM BQ3055EVM NCV891330PD50GEVB ISLUSBI2CKIT1Z LM2744EVAL LM2854EVAL LM3658SD-AEV/NOPB LM3658SDEV/NOPB LM3691TL-1.8EV/NOPB LM4510SDEV/NOPB LM5033SD-EVAL LP38512TS-1.8EV


[^0]:    ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

