Positive Overvoltage Protection Controller with Internal Low R_{ON} NMOS FET

The NCP391 is able to disconnect the systems from its output pin when wrong input operating conditions are detected. The system is positive overvoltage protected up to +28 V.

This device uses an internal NMOS and therefore, no external device is necessary, reducing the system cost and the PCB area of the application board.

The NCP391 is able to instantaneously disconnect the output from the input, due to integrated Low R_{ON} Power NMOS, if the input voltage exceeds the overvoltage threshold (OVLO) or falls below the undervoltage threshold (UVLO).

At powerup (\overline{EN} pin = low level), the V_{out} turns on t_{on} time after the V_{in} exceeds the undervoltage threshold.

The NCP391 provides a negative going flag (\overline{FLAG}) output, which alerts the system that a fault has occurred.

In addition, the device has ESD–protected input (15 kV Air) when by passed with a 1.0 μF or larger capacitor.

Features

- Overvoltage Protection up to 28 V
- On-Chip Low RDS(on) NMOS Transistor
- Internal Charge Pump
- Overvoltage Lockout (OVLO)
- Undervoltage Lockout (UVLO)
- Soft–Start
- Alert FLAG Output
- Shutdown \overline{EN} Input
- Compliance to IEC61000-4-2 (Level 4) 8.0 kV (Contact) 15 kV (Air)
- ESD Ratings: Machine Model = B Human Body Model = 2
- WLCSP6 1.31x1.04 mm Package
- This is a Pb–Free Device


Applications


- Cell Phones
- Camera Phones
- Digital Still Cameras
- Personal Digital Applications
- MP3 Players



ON Semiconductor®

http://onsemi.com





ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 12 of this data sheet.

Semiconductor Components Industries, LLC, 2014
 May, 2014 – Rev. 2




Figure 1. Typical Application Circuit




Figure 2. Functional Block Diagram

PIN FUNCTION DESCRIPTION

Pin No.	Symbol	Function	Description
1, 2 or A1, A2	IN	INPUT	Input Voltage Pins. These pins are connected to the Wall Adapoter (AC–DC, Vbus). A 1 μ F low ESR ceramic capacitor, or larger, must be connected between these pins and GND, as close as possible to the DUT. The two IN pins must be connected together to power supply. (See PCB recommendation for the pin7).
3 or A3	OUT	OUTPUT	Output Voltage Pins. This pin follows IN pins when "no fault" is detected.
4 or B3	FLAG	OUTPUT	Fault Indication Pin. This pin allows an external system to detect a fault on the IN pins. The FLAG pin goes low when input voltage exceeds OVLO threshold or drops below UVLO threshold or when TSD is exceeded. Since the FLAG pin is open drain functionality, an external pull–up resistor to V_{CC} must be added. (Minimum 10 k Ω).
5 or B2	GND	POWER	Ground
6 or B1	EN	INPUT	Enable Pin. The device enters in shutdown mode when this pin is tied to a high level. In this case the output is disconnected from the input. To allow normal functionality, the EN pin shall be connected to GND to a pull down or to a I/O pin. This pin does not have an impact on the fault detection.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Minimum Voltage (IN to GND)	Vmin _{in}	-0.3	V
Minimum Voltage (All others to GND)	Vmin	-0.3	V
Maximum Voltage (IN to GND)	Vmax _{in}	30	V
Maximum Voltage (All others to GND)	Vmax	7.0	V
Maximum Current (UVLO <v<sub>IN<ovlo)< td=""><td>Imax</td><td>2.0</td><td>А</td></ovlo)<></v<sub>	Imax	2.0	А
Maximum Peak Current (t \leq 1 ms, T _A = 85°C)	Imax _{peak}	4.0	А
Thermal Resistance, Junction-to-Air (Note 1)	R_{\thetaJA}	130	°C/W
Operating Ambient Temperature Range	T _A	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Junction Operating Temperature	TJ	150	°C
ESD Withstand Voltage (IEC 61000–4–2) (input only) when bypassed with 1.0 μF capacitor Human Body Model (HBM), Model = 2 (Note 2) Machine Model (MM) Model = B (Note 3)	Vesd	15 Air, 8.0 Contact 2000 200	kV V V
Moisture Sensitivity	MSL	Level 1	-

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. The $R_{\theta JA}$ is highly dependent on the PCB heat sink area (connected to pin 7). 2. Human Body Model, 100 pF discharged through a 1.5 k Ω resistor following specification JESD22/A114. 3. Machine Model, 200 pF discharged through all pins following specification JESD22/A115.

ELECTRICAL CHARACTERISTICS – NCP391FCALT2G (Min/Max limits values (-40°C < T _A < +85°C) and V _{in} = +5.0 V. Typical	
values are $T_A = +25^{\circ}C$, unless otherwise noted.)	

Characteristic	Symbol	Conditions	Min	Тур	Мах	Unit
Input Voltage Range	V _{in}	_	1.2	-	28	V
Undervoltage Lockout Threshold (Note 4) NCP391FCAL	UVLO	V _{in} falls below UVLO threshold from 5 V to 2.7 V	2.8	2.95	3.1	V
Undervoltage Lockout Hysteresis	UVLO _{hyst}	V _{in} rises above UVLO + UVLO _{hyst}	30	60	90	mV
Overvoltage Lockout Threshold (Note 4) NCP391FCAL	OVLO	V _{in} rises above OVLO threshold	7.16	7.4	7.65	V
Overvoltage Lockout Hysteresis NCP391FCAL	OVLO _{hyst}	V _{in} falls below OVLO + OVLO _{hyst}	50	100	150	mV
V _{in} versus V _{out} Resistance	R _{DS(on)}	$V_{in} = 5.0 \text{ V}, \overline{EN} = GND,$ Load connected to V_{out}	-	120	200	mΩ
Supply Quiescent Current	ldd	No load. $\overline{EN} = 5.0 \text{ V}$	-	70	150	μΑ
		No load. $\overline{EN} = Gnd$	-	90	170	μΑ
UVLO Supply Current	Idd _{uvlo}	V _{IN} = 2.7 V	-	60	-	μΑ
MOSFET Leakage	I _{vdss}	V _{IN} = 28 V	-	10	500	nA
FLAG Output Low Voltage	Vol _{flag}	1.2 V < V _{IN} < UVLO Sink 50 μA on/FLAG pin	-	20	400	mV
		V _{IN} > OVLO Sink 1.0 mA on FLAG pin	-	-	400	mV
FLAG Leakage Current	FLAGleak	FLAG level = 5.0 V	I	1.0	-	nA
EN Voltage High	Vih	_	1.2	-	-	V
EN Voltage Low	Vol	_	-	-	0.4	V
EN Leakage Current	ENleak	$\overline{\text{EN}}$ = 5.0 V or GND	_	1.0	-	nA
Thermal Shutdown Temperature	t _{SD}	_	-	150	-	°C
Thermal Shutdown Hysteresis	t _{SDhyst}	_	_	15	-	°C

TIMINGS

ton	From V _{in} > UVLO to V _{out} = 0.3 V (See Figures 3 & 7)	6.0	10	14	ms
tstart	From V _{out} = 0.3 V to FLAG = 1.2 V (See Figures 3 & 9)	6.0	10	14	ms
toff	$\begin{array}{l} \mbox{From V}_{in} > \mbox{OVLO to V}_{out} < = 0.3 \ V \\ (See Figures 4 \& 8) \\ V_{in} \ \mbox{increasing from 5.0 V to 8.0 V} \\ at 3.0 \ V/\mu s \\ \mbox{Rload connected on V}_{out} \end{array}$	-	1.5	5.0	μS
tstop	$\begin{array}{l} \mbox{From V}_{in} > \mbox{OVLO to } \overline{FLAG} < = \\ 0.4 \mbox{ V (See Figures 4 \& 10)} \\ \mbox{V}_{in} \mbox{ increasing from 5.0 V to 8.0 V} \\ \mbox{ at 3.0 V/} \mbox{ \mu s} \\ \mbox{ Rload connected on V}_{out} \end{array}$	-	1.0	-	μs
tdis	From $\overline{EN} > = 1.2 \text{ V to}$ $V_{out} < 0.3 \text{ V}$ Rload = 5.0 Ω (See Figures 5 & 12)	-	1.0	5.0	μs
	tstart toff tstop	$(See Figures 3 \& 7)$ tstart $From V_{out} = 0.3 V \text{ to FLAG} = 1.2 V$ $(See Figures 3 \& 9)$ toff $From V_{in} > OVLO \text{ to } V_{out} < = 0.3 V$ $(See Figures 4 \& 8)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V}$ at 3.0 V/µs Rload connected on V_out tstop $From V_{in} > OVLO \text{ to } \overline{FLAG} < =$ $0.4 V (See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V}$ at 3.0 V/µs Rload connected on V_out tdis $From \overline{EN} > = 1.2 V \text{ to}$ $V_{out} < 0.3 V$ Rload = 5.0 Ω	$(See Figures 3 \& 7)$ $(See Figures 3 \& 7)$ $(See Figures 3 \& 7)$ $(See Figures 3 \& 9)$ $(See Figures 3 \& 9)$ $(See Figures 3 \& 9)$ $(See Figures 4 \& 8)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V}$ $(See Figures 4 \& 8)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V}$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V}$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V}$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V}$ $at 3.0 V/\mu s$ $Rload connected on V_{out}$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V}$ $at 3.0 V/\mu s$ $Rload connected on V_{out}$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V}$ $at 3.0 V/\mu s$ $Rload connected on V_{out}$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V}$ $At 3.0 V/\mu s$ $Rload connected on V_{out}$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V}$ $At 3.0 V/\mu s$ $Rload connected on V_{out}$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V}$ $At 3.0 V/\mu s$ $Rload connected on V_{out}$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V}$ $At 3.0 V/\mu s$ $Rload connected on V_{out}$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V$ $At 3.0 V/\mu s$ $Rload connected on V_{out}$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V$ $At 3.0 V/\mu s$ $Rload connected on V_{out}$ $(See Figures 4 \& 10)$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V$ $At 3.0 V/\mu s$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V$ $At 3.0 V/\mu s$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V$ $At 3.0 V/\mu s$ $(See Figures 4 \& 10)$ $V_{in} \text{ increasing from 5.0 V to 8.0 V$ $At 3.0 V/\mu s$ $(See Figures 4 \& 10)$ $V_{in} increasing from 5.0 V to 8.0 V$ $At 3.0 V/\mu s$ $At 3.0 V/\mu $	$\begin{array}{ c c c c c c } \hline & (See \ Figures 3 \& 7) & (See \ Figures 3 \& 7) & (See \ Figures 3 \& 7) & (See \ Figures 3 \& 9) & (See \ Figures 4 \& 8) & (See \ Figures 4 \& 10) & (See \ Figures 4 & See & (See \ Figures 4 & $	InterpretationInterpretationInterpretation(See Figures 3 & 7)(See Figures 3 & 7)6.01014tstartFrom $V_{out} = 0.3 \vee to FLAG = 1.2 \vee (See Figures 3 & 9)6.01014toffFrom V_{in} > OVLO to V_{out} < = 0.3 \vee (See Figures 4 & 8)-1.55.0V_{in} increasing from 5.0 V to 8.0 V at 3.0 V/µsRload connected on V_{out}-1.55.0tstopFrom V_{in} > OVLO to \overline{FLAG} < = 0.4 \vee (See Figures 4 & 10)-1.0-V_{in} increasing from 5.0 V to 8.0 V at 3.0 V/µsRload connected on V_{out}-1.0-tdisFrom \overline{EN} > = 1.2 \vee toV_{out} < 0.3 \veeRload = 5.0 \Omega-1.05.0$

NOTE: Electrical parameters are guaranteed by correlation across the full range of temperature.

4. Additional UVLO and OVLO thresholds ranging from UVLO and from OVLO can be manufactured. Contact your ON Semiconductor representative for availability.

ELECTRICAL CHARACTERISTICS – NCP391FCCADT2G (Min/Max limits values (-40°C < T _A < +85°C) and V _{in} = +4.2 V. Typical	
values are $T_A = +25^{\circ}C$, unless otherwise noted.)	

Characteristic	Symbol	Conditions	Min	Тур	Мах	Unit
Input Voltage Range	V _{in}	-	1.2	-	28	V
Undervoltage Lockout Threshold (Note 5)	UVLO	V _{in} falls below UVLO threshold from 4.2 V to 2.7 V	2.8	2.95	3.1	V
Undervoltage Lockout Hysteresis	UVLO _{hyst}	V _{in} rises above UVLO + UVLO _{hyst}	30	60	90	mV
Overvoltage Lockout Threshold (Note 5)	OVLO	V _{in} rises above OVLO threshold	4.8	4.95	5.1	V
Overvoltage Lockout Hysteresis	OVLO _{hyst}	V _{in} falls below OVLO + OVLO _{hyst}	50	100	150	mV
V _{in} versus V _{out} Resistance	R _{DS(on)}	$V_{in} = 4.2 \text{ V}, \overline{EN} = GND,$ Load connected to V_{out}	-	120	200	mΩ
Supply Quiescent Current	Idd	No load. $\overline{EN} = 4.2 V$	I	70	150	μΑ
		No load. $\overline{EN} = Gnd$	-	90	170	μΑ
UVLO Supply Current	Idd _{uvlo}	V _{IN} = 2.7 V	I	60	-	μΑ
MOSFET Leakage	I _{vdss}	V _{IN} = 28 V	-	10	500	nA
FLAG Output Low Voltage	Vol _{flag}	1.2 V < V _{IN} < UVLO Sink 50 μA on/FLAG pin	-	20	400	mV
		V _{IN} > OVLO Sink 1.0 mA on FLAG pin	-	-	400	mV
FLAG Leakage Current	FLAGleak	FLAG level = 4.2 V	-	1.0	-	nA
EN Voltage High	Vih	_	1.2	-	4.95	V
EN Voltage Low	Vol	_	-	-	0.4	V
EN Leakage Current	ENleak	$\overline{\text{EN}}$ = 4.2 V or GND	-	1.0	-	nA
Thermal Shutdown Temperature	t _{SD}	-	I	150	-	°C
Thermal Shutdown Hysteresis	t _{SDhyst}	-	-	15	-	°C

TIMINGS

Startup Delay	ton	From V _{in} > UVLO to V _{out} = 0.3 V (See Figures 3 & 7)	6.0	10	14	ms
FLAG Going Up Delay	tstart	From V _{out} = 0.3 V to FLAG = 1.2 V (See Figures 3 & 9)	6.0	10	14	ms
Output Turn Off Time	toff	$\begin{array}{l} \mbox{From V}_{in} > \mbox{OVLO to V}_{out} < = 0.3 \ V \\ (See Figures 4 \& 8) \\ \mbox{V}_{in} \ increasing \ from 4.2 \ V \ to 8.0 \ V \\ at 3.0 \ V/\mu s \\ \mbox{Rload connected on V}_{out} \end{array}$	-	1.5	5.0	μs
Alert Delay	tstop	$\begin{array}{l} \mbox{From V}_{in} > \mbox{OVLO to } \overline{FLAG} < = \\ 0.4 \mbox{ V (See Figures 4 & 10)} \\ \mbox{V}_{in} \mbox{ increasing from 4.2 V to 8.0 V} \\ \mbox{ at 3.0 V} \mbox{μs} \\ \mbox{Rload connected on V}_{out} \end{array}$	-	1.0	_	μs
Disable Time	tdis	From $\overline{EN} > = 1.2 \text{ V to}$ $V_{out} < 0.3 \text{ V}$ Rload = 5.0 Ω (See Figures 5 & 12)	-	1.0	5.0	μs

NOTE: Electrical parameters are guaranteed by correlation across the full range of temperature.
5. Additional UVLO and OVLO thresholds ranging from UVLO and from OVLO can be manufactured. Contact your ON Semiconductor representative for availability.

TIMING DIAGRAMS




Figure 3. Startup





Figure 4. Shutdown on Overvoltage Detection











Figure 6. \overline{FLAG} Response with $\overline{EN} = 1$





TYPICAL OPERATING CHARACTERISTICS








Figure 15. Output Short Circuit (Zoom Fig. 14)





Figure 14. Output Short Circuit








Figure 17. Simplified Diagram

Operation

The NCP391 provides overvoltage protection for positive voltage, up to 28 V. A low $R_{DS(on)}$ NMOSFET protects the systems (i.e.: charger) connected on the Vout pin, against positive overvoltage. At powerup, with \overline{EN} pin = low, the output is rising up ton soft-start after the input

overtaking undervoltage UVLO (Figure 3). The NCP391 provides a \overline{FLAG} output, which alerts the system that a fault has occurred. A t_{start} additional delay, regarding available output (Figure 3) is added between output signal rising up and to \overline{FLAG} signal rising up. \overline{FLAG} pin is an open drain output.




Figure 18. State Machine

Undervoltage Lockout (UVLO)

To ensure proper operation under any conditions, the device has a built-in undervoltage lockout (UVLO) circuit. During V_{in} positive going slope, the output remains disconnected from input until V_{in} voltage is below UVLO, plus hysteresis, nominal. The *FLAG* output is tied to low as long as V_{in} does not reach UVLO threshold. This circuit has a built-in hysteresis to provide noise immunity to transient condition. Additional UVLO thresholds ranging from UVLO can be manufactured. Contact your ON Semiconductor representative for availability.

Overvoltage Lockout (OVLO)

To protect connected systems on V_{out} pin from overvoltage, the device has a built–in overvoltage lockout (OVLO) circuit. During overvoltage condition, the output remains disabled as long as the input voltage exceeds typical OVLO. Additional OVLO thresholds ranging from OVLO can be manufactured. Contact your ON Semiconductor representative for availability.

FLAG output is tied to low until V_{in} is higher than OVLO. This circuit has a built–in hysteresis to provide noise immunity to transient conditions.

FLAG Output

The NCP391 provides a \overline{FLAG} output, which alerts external systems that a fault has occurred.

This pin is tied to low as soon the OVLO threshold is exceeded or when the V_{in} level is below the UVLO threshold. When V_{in} level recovers normal condition, \overline{FLAG} is held high, keeping in mind that an additional t_{start} delay has been added between available output and \overline{FLAG} = high. The pin is an open drain output, thus a pull up resistor (typically 1 MQ, minimum 10 k Ω) must be added to V_{bat} . Minimum V_{bat} supply must be 2.5 V. The \overline{FLAG} level will always reflects V_{in} status, even if the device is turned off ($\overline{EN} = 1$).

EN Input

To enable normal operation, the \overline{EN} pin shall be forced to low or connected to ground. A high level on the pin, disconnects OUT pin from IN pin. \overline{EN} does not overdrive an OVLO or UVLO fault.

Internal NMOSFET

The NCP391 includes an internal Low $R_{DS(on)}$ NMOS FET to protect the systems, connected on OUT pin, from positive overvoltage. Regarding electrical characteristics, the $R_{DS(on)}$, during normal operation, will create low losses on V_{out} pin.

As example: $R_{load} = 8.0 \Omega$, $V_{in} = 5.0 V$ Typical $R_{DS(on)} = 120 m\Omega$, $I_{out} = 615 mA$ $V_{out} = 8 \times 0.615 = 4.926 V$ NMOS losses = $R_{DS(on)} \times Iout^2 = 0.12 \times 0.615^2 = 45 \text{ mW}$

ESD Tests

The NCP391 input pin fully supports the IEC61000–4–2. 1.0 μ F (minimum) must be connected between V_{in} and GND, close to the device.

That means, in Air condition, V_{in} has a ± 15 kV ESD protected input. In Contact condition, V_{in} has ± 8.0 kV ESD protected input.

Please refer to Figure 19 to see the IEC 61000–4–2 electrostatic discharge waveform.





Figure 19. Electrostatic Discharge Waveform

PCB Recommendations

The NCP391 integrates a 2 A rated NMOSFET, and the PCB rules must be respected to properly evacuate the heat out of the silicon.



ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NCP391FCALT2G	391L	WLCSP6 (Pb-Free)	3000 / Tape & Reel
NCP391FCCADT2G	391D	WLCSP6 (Pb-Free)	3000 / Tape & Reel

SELECTION GUIDE

The NCP391 can be available in several undervoltage and overvoltage thresholds versions. Part number is designated as follows:




Code	Contents
а	UVLO Typical Threshold a: A = 2.95 V
b	OVLO Typical Threshold b: D = 4.95 V b: L = 7.4 V







SCALE 4:1







*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 CONTROLLING DIMENSION: MILLIMETERS.
 COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

CROWNS OF SOLDER E						
	MILLIN	IETERS				
DIM	MIN	MAX				
Α	0.50	0.56				
A1	0.17	0.23				
A2	0.33	0.39				
b	0.24	0.29				
D	1.31	BSC				
E	E 1.04 BSC					
eD	0.40 BSC					
еE	0.60	BSC				

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code

- A = Assembly Location
- Y = Year
- WW = Work Week
- = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present.

DOCUMENT NUMBER:	98AON55874E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	WLCSP6, 1.31X1.04		PAGE 1 OF 1				
ON Semiconductor and where a rademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the							


WLCSP6, 1.31x1.04 CASE 499BP-01 ISSUE A


rights of others.






SCALE 4:1





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 CONTROLLING DIMENSION: MILLIMETERS.
 COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

CROWNS OF SOLDER				
	MILLIMETERS			
DIM	MIN	MAX		
Α	0.50	0.62		
A1	0.17	0.23		
A2	0.33	0.39		
b	0.24	0.29		
D	1.31 BSC			
E	1.04 BSC			
eD	0.40 BSC			
еE	0.60 BSC			

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code

- A = Assembly Location
- Y = Year
- WW = Work Week
- = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present.

DOCUMENT NUMBER:	98AON84939F	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WLCSP6, 1.31X1.04		PAGE 1 OF 1		
ON Semiconductor and 📖 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

WLCSP6, 1.31x1.04 CASE 567JW ISSUE O

rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Management Specialised - PMIC category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

LV5686PVC-XH FAN7710VN NCP391FCALT2G SLG7NT4081VTR SLG7NT4192VTR AP4313UKTR-G1 AS3729B-BWLM MB39C831QN-G-EFE2 MAX4940MB LV56841PVD-XH MAX77686EWE+T AP4306BUKTR-G1 MIC5164YMM PT8A3252WE NCP392CSFCCT1G TEA1998TS/1H PT8A3284WE PI3VST01ZEEX PI5USB1458AZAEX PI5USB1468AZAEX MCP16502TAC-E/S8B MCP16502TAE-E/S8B MCP16502TAA-E/S8B MCP16502TAB-E/S8B TCKE712BNL,RF ISL91211AIKZT7AR5874 ISL91211BIKZT7AR5878 MAX17506EVKITBE# MCP16501TC-E/RMB ISL91212AIIZ-TR5770 ISL91212BIIZ-TR5775 CPX200D AX-3005D-3 TP-1303 TP-1305 TP-1603 TP-2305 TP-30102 TP-4503N MIC5167YML-TR LPTM21-1AFTG237C MPS-3003L-3 MPS-3005D SPD-3606 STLUX383A TP-60052 ADN8834ACBZ-R7 LM26480SQ-AA/NOPB LM81BIMTX-3/NOPB LM81CIMT-3/NOPB