# Adjustable Front End Overvoltage Protection Controller with Protected Vbus Output

The NCP392C is an overvoltage front end protection controller and is able to disconnect the systems from its output pin in case wrong input operating conditions are detected, up to +28 V. Thanks to this device using internal NMOS, no external device is necessary, reducing the system cost and the PCB area of the application board.

Internal OVLO threshold is available, or can be adjusted if an external resistor bridge is used.

At power up ( $\overline{\text{EN}}$  pin = low level), the Vout turns on tstart time after internal timer elapsed.

The NCP392C features an  $\overline{\text{ACOK}}$  pin that indicates faulty condition.

### Features

- Over-voltage Protection Up to + 28 V
- On-chip Low R<sub>DS(on)</sub> NMOS Transistors: Typical 34 mΩ
- Over-voltage Lockout (OVLO)
- Externally Adjustable OVLO
- Internal 15 ms Startup Delay
- Shutdown EN Input
- ACOK Status Pin
- + 100 V Surge Capability, in Compliance with IEC61000–4–5 Standard
- Compliance to IEC61000-4-2 (Level 4) Standard 8 kV (Contact) 15 kV (Air)
- ESD Ratings: Machine Model = B (200 V) Human Body Model = 2 (2 kV)
- CSP-12 Package 1.3 x 2.0 mm, 0.4 mm Pitch
- This is a Pb–Free Device


### **Typical Applications**

- Cell Phones
- Tablets
- Camera Phones
- Digital Still Cameras
- Personal Digital Applications



# **ON Semiconductor®**

www.onsemi.com




- A = Assembly Location
- Y = Year

WW = Work Week

= Pb-Free Package

#### **PIN CONNECTION**



### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 9 of this data sheet.




Figure 1. Typical Application Circuit

## FUNCTIONAL BLOCK DIAGRAM





Figure 2. Functional Block Diagram

## **PIN FUNCTION DESCRIPTION**





#### Table 1. NCP392 PIN DESCRIPTION

Pin	Pin Name	Туре	Description				
A1	EN	I/O	Enable pin bar. The device enters in shutdown mode when this pin is tied to a high level. In this case the output is disconnected from the input.				
A2, A3, B2	OUT	OUTPUT	Output voltage pins. These pins follow IN pins, with debounce time, when "no fault" are detected. The outputs are disconnected from the Vin power supply when the input voltage is below UVLO, above OVLO threshold or internal thermal protection is exceeded. The three OUT pins must be hardwired together and used for power dissipation.				
A4, B4, C4	PGND	POWER	Ground. The three GND pins must be hardwired together and connect to the system GND.				
B1	ACOK	OUTPUT	ACOK pin: fault indication pin. Open drain. This pied in tied	1	$V_{IN} < V_{UVLO} \text{ or } V_{IN} \ge V_{OVLO}$		
			low if Vin is within UVLO and OVLO range.		Voltage stable		
B3, C2, C3	IN	POWER	Input voltage pins. These pins are connected to the power supply. The three IN pins must be hardwired together.				
C1	OVLO	INPUT	External OVLO Adjustment. Connect external resistor bridge to OVLO pin to select a different OVLO threshold. Connect OVLO pin to GND if not used. In this case internal OVLO will be selected.				

#### **Table 2. MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Minimum Voltage (IN, OVLO to GND)	Vmin <sub>IN</sub>	-0.3	V
Minimum Voltage (All others to GND)	Vmin	-0.3	V
Maximum Voltage (IN to GND)	Vmax <sub>IN</sub>	29	V
Maximum Voltage (OVLO to GND)	Vmax <sub>OVLO</sub>	14	V
Maximum Voltage (OUT to GND)	Vmax <sub>OUT</sub>	22	V
Maximum Voltage (All others to GND)	Vmax	7	V
Maximum DC current	Imax	4.5	А
Peak input current	Ipeak	8	А
Thermal Resistance, Junction-to-Air	$R_{ extsf{ heta}JA}$	70	°C/W
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Junction Operating temperature	TJ	+ 125	°C
ESD Withstand Voltage (IEC 61000–4–2) Human Body Model (HBM), model = 2 (Note 1) Machine Model (MM) model = B (Note 2)	V <sub>esd</sub>	15 kV air, 8 kV contact 2000 V 200 V	kV V V
Moisture Sensitivity	MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. Human Body Model, 100 pF discharged through a 1.5 kΩ resistor following specification JESD22/A114.
2. Machine Model, 200 pF discharged through all pins following specification JESD22/A115

Table 3. ELECTRICAL CHARACTERISTICSMin / Max limits values (-40°C <  $T_A$  < +85°C) and  $V_{in}$  = +5 V (Unless otherwise noted). Typical values are  $T_A$  = +25°C.

Characteristics	Symbols	Symbols Conditions		Min	Тур	Max	Unit
Input Voltage Range	V <sub>in</sub> , V <sub>OVLO</sub>			2.8		28	V
Under voltage Lockout	UVLO	V <sub>in</sub> rising				2.8	V
Under voltage Lockout hysteresis	UVLO <sub>hyst</sub>	V <sub>in</sub> falling		-	60	-	mV
Internal Over voltage	OVLO	V <sub>in</sub> rising (Note 3) OVLO pin tied to GND – 25°C	NCP392CR	13.4	13.8	14.2	V
Lockout threshold			NCP392CS	15	15.5	16	
Internal Over voltage Lockout hysteresis	OVLO <sub>hyst</sub>	V <sub>in</sub> falling (Note 3 OVLO pin tied to GND -	) – 25°C	1.5		2.5	%
External OVLO Reference	OVLO_EXT		NCP392CR	1.12	1.20	1.24	V
			NCP392CS	1.18	1.221	1.26	1
External Adjustable OVLO				4		20	V
Over–Voltage Lockout Hysteresis	OVLO <sub>EXThyst</sub>	V <sub>in</sub> falling			2		%
External OVLO select threshold	OVLO <sub>SEL</sub>			0.2		0.3	V
Vin versus Vout Resistance	R <sub>DSon</sub>	$V_{in} = 5 \text{ V}, \overline{EN} = GND, -40^{\circ}C < T_J < 125^{\circ}C$			34	50	mΩ
Supply Quiescent Current	I <sub>DD</sub>	No load, EN = 0.4 V			58	100	μΑ
Standby Current	I <sub>STB</sub>	No load, $\overline{EN} = 1.2 \text{ V}$ ,				6	μΑ
OVLO Supply current	I <sub>IN_OVLO</sub>	$V_{OVLO} = 3 V$ , $V_{IN} = 5 V$ , $V_{OUT} = 0 V$			60	100	μΑ
OVLO select leakage	I <sub>OVLO</sub>					100	nA
LOGIC							
EN Voltage High	V <sub>IH</sub>			1.2			V
EN Voltage Low	VIL					0.4	V
ACOK Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 1 mA			0.4		V
TIMINGS							
Start up time	t <sub>START</sub>	From $V_{in}$ > 2.8 V to 10% $V_{out}$ , $\overline{EN}$ low			15		ms
Enable time	t <sub>EN</sub>	V <sub>in</sub> present, From EN high to low, 10% V <sub>out</sub>			15		ms
Soft Start	t <sub>RISE</sub>	From 10% to 90% of V <sub>out</sub> , C load 100 $\mu\text{F},$ Rload, 100 $\Omega,$ EN low			1		ms
ACOK Start up time	t <sub>START2</sub>	From Vin Valid to $\overline{\text{ACOK}}$ tied low, $\overline{\text{EN}}$ low or high			30		ms
Turn off time	tOFF	Surge off time			100		ns
Disable time	t <sub>DIS</sub>	From EN >1.2 V to 90% V <sub>out.</sub> No load			20		μs
OVLO Turn off time t <sub>OVLO</sub> V <sub>in</sub> rising 2 V/µs				1.5		μs	
TSD							
Thermal shutdown	TSD				140		°C

i nermai snutdown	150		140	്
Thermal shutdown rearming	TSD rearm		115	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
Please contact your ON Semiconductor representative for additional OVLO threshold. Electrical parameters are guaranteed by correlation across the full range of temperature.

### Operation

The NCP392C provides over-voltage protection for positive voltage surge, up to + 28 V. An additional clamp, between IN and GND, protects the part against surge test, in compliance with IEC 61000–4–5 standard.

A  $\overline{\text{ACOK}}$  open drain fault indicator is provided. This signal indicates whether input voltage is within the valid range.

#### Under-voltage Lockout (UVLO)

To ensure proper operation under any conditions, the device has a built–in under–voltage lock out (UVLO) circuit. This circuit has a built–in hysteresis to provide noise immunity to transient conditions.

#### Over-voltage Lockout (OVLO)

To protect connected systems on Vout pin from over-voltage, the device has a built-in over-voltage lock out (OVLO) circuit. During over-voltage condition, the output remains disabled until the input voltage is above OVLO – hysteresis.




Figure 4. UVLO, OVLO and EN Functionality




Figure 5. External Connection to GND of OVLO

If OVLO pin is not grounded, and by adding external bridge resistor on OVLO pin, between IN and GND, overvoltage protection can be adjusted as following:




Figure 6. External Connection to Resistor Bridge of OVLO

$$\label{eq:NEW_OVLO_TH} \text{NEW}\_\text{OVLO}_{\text{TH}} = \frac{\text{OVLO}_{\text{EXT}} \times \left(\text{R}_1 + \text{R}_2\right)}{\text{R}_2} \ \ \text{(eq. 1)}$$

With:  $OVLO_{EXT} = 1.221$  V Typical (OVLO External Reference)

Example:

NEW\_OVLO<sub>TH</sub> target 12 V.

(eq. 2)  
R1 = R2 × 
$$\left(\frac{OVLO}{1.221} - 1\right)$$
 = R2 ×  $\left(\frac{12}{1.221} - 1\right)$  = 8.828 × R2

Taking into account external input bridge doesn't have excessive current consumption, and 1% is recommended:

R2 arbitrarilly fixed at 1.05 M $\Omega$ .

 $R1 = 9.269 M\Omega$  (9.31 M $\Omega$  standard value) Obtained typical OVLO = 12.04 V

 $C_1$  and  $C_2$  should be selected in such a way that the time constant  $R_1C_1 = R_2C_2$ .

### EN Input

To enable normal operation, the  $\overline{\text{EN}}$  pin has to be at low level. There is neither internal pull up, nor internal pull down connected to  $\overline{\text{EN}}$  pin. If not externally driven, this pin and so NCP392C switch are undefined state.

A high level on the pin, disconnects OUT pin from IN pin.

#### Table 4. CONTROL LOGIC MODES

OVP	State	OVLO EXT		
NCP3		Low	High	
ĒN	Low	ON T <sub>start</sub> 15 ms	OFF	
	High	OFF	OFF	




Figure 7. EN and ACOK Associated Timers

#### **ACOK** Pin

The NCP392C version integrates a  $\overline{\text{ACOK}}$  status indicator. This is a drain pin tied low when no fault is present (no TSd, no under voltage, no over voltage).

When disabled, the  $\overline{\text{ACOK}}$  feature is disabled too and the output pin is in high impedance mode.

#### **Thermal Shutdown Protection**

In case of internal overheating, the integrated thermal shutdown (TSD) protection allows to open the internal MOSFET in order to instantaneously decrease the device temperature.

Embedded hysteresis allows to reengage the MOSFET when the junction temperature decreases.

If the fault event is still present, the temperature increases again and engages the thermal shutdown one more time until fault event disappeared.

#### **PCB** Recommendations

To limit internal power dissipation, PCB routing must be carefully done to improve current capability.

The NCP392C is declined in a CSP package. So power dissipation can be decreased on each pin connection but main thermal area must be as large as possible around IN and OUT pins. Taking into account and respectively, four IN and OUT pins must be hardwired together on the PCB.

Maximum power dissipation can be calculated with the following formula:

$$T_{J} - T_{A} = R_{\theta JA} \times P_{d} \qquad (eq. 3)$$

T<sub>J</sub>: junction temperature

T<sub>A</sub>: ambient temperature

 $R_{\theta JA}{:}$  thermal resistance of the junction to air through the case and board.


 $P_d$ : power dissipation =  $R_{DS(on)} \times I^2$ 

#### **ESD Tests**

The NCP392C fully supports the IEC61000–4–2, level 4 (Input pin, 1  $\mu$ F mounted on board).

That means, in Air condition,  $V_{in}$  has a ±15 kV ESD protected input. In Contact condition,  $V_{in}$  has ±8 kV ESD protected input.

Please refer to Figure 8 to see the IEC 61000–4–2 electrostatic discharge waveform.



### **USB OTG Support**

When used in an application that has to supply voltage to an external accessory (i.e. USB OTG), the part is able to supply 1.8 A to the accessory. If  $V_{IN} = 0$  V when +5.0 V OTG is applied to the OUT pin, current will flow through the MOSFET body diode and, as soon as the output voltage will be higher than the  $V_{UVLO}$  voltage (2.8 V) plus Body diode forward voltage, the part will turn fully ON and current will be supplied to the accessory with minimum drop.

In that case, the  $\overline{\text{ACOK}}$  pin will keep High–Z state.

**ORDERING INFORMATION** 


Device	Marking	Option	Package	Shipping <sup>†</sup>	
NCP392CRFCCT1G	392CR	OVLO 13.8 V	WLCSP	3000 / Tape & Reel	
NCP392CSFCCT1G	392CS	OVLO 15.5 V	(Pb-Free)	5000 / Tape & Reel	

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

1.31

DATE 02 JUL 2014






3

**BOTTOM VIEW** 

#### RECOMMENDED **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON80460F Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	WLCSP12, 1.3X2.0		PAGE 1 OF 1				
ON Semiconductor and (1) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights nor the							

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Management Specialised - PMIC category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

LV5686PVC-XH FAN7710VN NCP391FCALT2G SLG7NT4081VTR SLG7NT4192VTR AP4313UKTR-G1 AS3729B-BWLM MB39C831QN-G-EFE2 MAX4940MB LV56841PVD-XH MAX77686EWE+T AP4306BUKTR-G1 MIC5164YMM PT8A3252WE NCP392CSFCCT1G TEA1998TS/1H PT8A3284WE PI3VST01ZEEX PI5USB1458AZAEX PI5USB1468AZAEX MCP16502TAC-E/S8B MCP16502TAE-E/S8B MCP16502TAA-E/S8B MCP16502TAB-E/S8B TCKE712BNL,RF ISL91211AIKZT7AR5874 ISL91211BIKZT7AR5878 MAX17506EVKITBE# MCP16501TC-E/RMB ISL91212AIIZ-TR5770 ISL91212BIIZ-TR5775 CPX200D AX-3005D-3 TP-1303 TP-1305 TP-1603 TP-2305 TP-30102 TP-4503N MIC5167YML-TR LPTM21-1AFTG237C MPS-3003L-3 MPS-3005D SPD-3606 STLUX383A TP-60052 ADN8834ACBZ-R7 LM26480SQ-AA/NOPB LM81BIMTX-3/NOPB LM81CIMT-3/NOPB