## NCP5252

## Buck Regulator - <br> Integrated, Synchronous, Light Load Efficiency

### 2.0 A, 1.0 MHz

NCP5252 is a synchronous buck regulator with integrated high-side and low-side MOSFETs. The device is capable of operating from a 5 V or 12 V supply and can output a voltage down to 0.6 V . The switching frequency is adjustable from 333 kHz up to 1.0 MHz and has the ability to provide skip mode for light load efficiency. NCP5252 protection features include Under Voltage Lock Out (UVLO), Over Voltage Protection (OVP), Cycle-by-Cycle Current Protection (OCP) and Thermal Shutdown. The part is packaged in a $3 \times 3 \mathrm{~mm}$ QFN-16.

## Features

- $1 \%$ Accuracy 0.6 V Reference
- $\mathrm{V}_{\mathrm{CC}}$ Voltage 4.5 V to 13.2 V
- Adjustable Output Voltage Range: 0.6 V to 5.0 V
- Transient Response Enhancement (TRE) Feature.
- Low Side Lossless Sense Current Control
- Input Voltage Feed Forward Control
- Internal Digital Soft-Start
- Integrated Output Discharge (Soft-Stop)
- Cycle-by-Cycle Current Limit
- Power Good Indication
- Overvoltage and Undervoltage Protection
- Thermal Shutdown Protection
- Power Saving Mode at Light Load
- Integrated Boost Diode
- QFN-16 (3 mm x 3 mm )
- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant


## Typical Applications

- Desktop Application
- System Power
- XDSL, Modems, DC-DC Modules
- Set Top Box
- HD Driver
- LED Driver, DVD Recorders


ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


QFN16
(Top View)

## ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| NCP5252MNTXG | QFN16 <br> $($ Pb-Free $)$ | $3000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Figure 1. NCP5252 Typical Block Diagram


Figure 2. NCP5252 Typical Application Circuits

PIN FUNCTION DESCRIPTION

| Pin No | Symbol |  |
| :---: | :---: | :--- |
| 1 | $V_{\text {CC }}$ | Internal LDO power supply |
| 2 | BST | Top MOSFET driver input supply, place a ceramic capacitor between LX and BST. |
| 3 | PGOOD | Output voltage power good indication. The power good pin is an open drain indication flag. The PGOOD <br> pin is low impedance if the output voltage is outside the comparator window and is high impedance if the <br> output voltage is inside the comparator window. |
| 4 | EN/SKIP | The enable pin is used to enable the part and also set skip mode or forced PWM. |
| 5 | COMP | Output of the error amplifier |
| 6 | FB | Output voltage feedback |
| 7 | VO | Output voltage monitor |
| 8 | AGND | Analog ground |
| 9 | FREQ_SET | Frequency selection pin, 0 V = 333k, No connect = 500 kHz, 5 V = 1.0 MHz |
| 10 | V5 | Output to the internal power supply for the analog circuitry |
| $11-13$ | PGND | Ground reference and high-current return path for the bottom power MOSFET. |
| $14-15$ | LX | Switch node between the top MOSFET and bottom MOSFET. |
| 16 | VCC | High Side MOSFET input voltage connection |
| 17 | EPAD | Connect to PGND for thermal enhancement. Exposed pad is not electrically connected. |

ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ Power Supply Voltage to AGND | $V_{\text {cc }}$ | -0.3, 15 | V |
| EN / SKIP to AGND | $\mathrm{V}_{\mathrm{EN}}$ | -0.3, 6 | V |
| Bootstrap Supply Voltage: BST to LX | $\mathrm{V}_{\text {BST }}-\mathrm{V}_{\text {LX }}$ | -0.3, 15 | V |
| LDO regulator: V5 to AGND | $\mathrm{V} 5-\mathrm{V}_{\text {AGND }}$ | -0.3, 6 | V |
| Input / Output Pins to AGND | $\mathrm{V}_{\text {IO }}$ | -0.3, 6 | V |
| Switch Node to PGND | $\mathrm{V}_{\mathrm{LX}}$ | $\begin{gathered} 15 \\ 20(50 \mathrm{~ns}) \\ -1(\mathrm{DC}) \\ -5(200 \mathrm{~ns}) \end{gathered}$ | V |
| PGND | $\mathrm{V}_{\text {PGND }}$ | -0.3, 0.3 | V |
| Thermal Resistance Junction-to-Ambient (0 lfpm) | $\mathrm{R}_{\text {өJA }}$ | 90 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Junction-to-Case (0 lfpm) | $\mathrm{R}_{\text {өJC }}$ | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Ambient Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | $\mathrm{T}_{\mathrm{J}}$ | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | 1.4 | W |
| Moisture Sensitivity Level | MSL | 1 | - |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
$\mathrm{V}_{\mathrm{CC}}$ UNDERVOLTAGE

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ UVLO Rise Threshold |  | 4.1 | 4.3 | 4.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ UVLO Hysteresis |  | 300 | 400 | 500 | mV |

NCP5252

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=4.5\right.$ to $13.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless other noted)

| Characteristics | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| Input Voltage | $V_{\text {CC }}$ |  | 4.5 |  | 13.2 |
| :--- | :---: | :--- | :--- | :--- | :--- |
| POR Threshold for Internal Reset <br> Logic | V CC_POR |  |  | 3.0 | 3.7 |

## SUPPLY CURRENT

| V ${ }_{\text {CC }}$ Quiescent Supply Current | ICC_FPWM | $\begin{gathered} \hline \text { EN/SKIP }=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1 \mathrm{~V} \text { (No switching), } \\ \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 13.2 \mathrm{~V} \end{gathered}$ | 1.0 | 2.5 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ Shutdown Current | IVCC_SD | EN/SKIP = 0 V |  | 10 | $\mu \mathrm{A}$ |
| BST Quiescent Supply Current | IBST_FPWM | $\mathrm{EN} / \mathrm{SKIP}=\mathrm{H}, \mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=5 \mathrm{~V}$ |  | 0.3 | mA |
| BST Shut Down Current | $\mathrm{I}_{\text {BST_SD }}$ | $\mathrm{EN} / \mathrm{SKIP}=\mathrm{L}, \mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=5 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| VCC Input Current | $\mathrm{IV}_{\mathrm{CC}}$ | FREQ_SET = AGND. FREQ $=333 \mathrm{kHz}$ | 18 |  | mA |

LDO REGULATOR

| V5 Regulator Voltage | V5 | $\mathrm{V}_{\mathrm{CC}}>6 \mathrm{~V}, \mathrm{I}_{\mathrm{V} 5}=5 \mathrm{~mA}$ | 4.85 | 5.0 | 5.15 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V5 Rise Threshold | V5_th+ | Wake Up | 4.1 | 4.3 | 4.45 | V |
| V5 UVLO Hysteresis | $\mathrm{V}^{\text {HYS }}$ |  | 300 | 400 | 500 | mV |
| V5 Loading | V5 LOAD |  |  |  | 3.0 | mA |
| V5 Current Limit | limit_V5 |  | 20 |  |  | mA |
| Drop-out Voltage (V $\mathrm{V}_{\text {CC }}$ - V5) | $\mathrm{V}_{\mathrm{DR}}$ | $10=5 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{FB}=1 \mathrm{~V}$ |  |  | 200 | mV |

POWER GOOD

| Power Good High Threshold | VPGH | PGOOD in from higher Vo <br> (PGOOD goes high) | 100 | 110 | 120 | $\%$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Good High Hysteresis | VPGH_HYS | PGOOD high hysteresis <br> (PGOOD goes low) |  | 5 |  | $\%$ |
| Power Good Low Threshold | VPGL | PGOOD in from lower Vo <br> (PGOOD goes high) | 75 | 85 | 95 | $\%$ |
| Power Good Low Hysteresis | VPGL_HYS | PGOOD low hysteresis <br> (PGOOD goes low) |  | -5 |  | $\%$ |
| Power Good High Delay | Td_PGH |  |  | 150 |  | $\mu \mathrm{~s}$ |
| Power Good Low Delay | Td_PGL |  | 1.5 | $\mu \mathrm{~s}$ |  |  |
| Output Overvoltage Rising <br> Threshold | OVPth+ | OVPth+ = VPGH + VPGH_SYS | 105 | 115 | 125 | $\%$ |
| Over voltage Fault Propagation <br> Delay | OVPTblk | FB Forced 2\% above trip threshold |  | 1.5 |  | $\mu \mathrm{~s}$ |
| Output Undervoltage Trip <br> Threshold | UVPth | UVPth = VPGL + VPGL_HYS | 70 | 80 | 90 | $\%$ |
| Output Undervoltage Protection <br> Blanking Time | UVPTblk |  |  | 8.0 |  | $\mu \mathrm{~s}$ |

REFERENCE OUTPUT

| Internal Reference Voltage | $\mathrm{V}_{\mathrm{REF}}$ | $25^{\circ} \mathrm{C}$ | 0.594 | 0.6 | 0.606 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | V |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{Io}=0 \mathrm{~A}$ to 2 A | -1 | 0 | +1 | $\%$ |
| Output Voltage Accuracy (Note 1) |  | $\mathrm{V}_{\mathrm{IN}}=5$ to $12 \mathrm{~V}, \mathrm{IOUT}=500 \mathrm{~mA}$ |  | 0.1 |  | $\% / \mathrm{V}$ |
| Line Regulation (Note 1) |  |  |  |  |  |  |

OSCILLATOR

| Operation Frequency | Fsw | FREQ_SET = V5 | 900 | 1000 | 1100 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FREQ_SET = NC | 450 | 500 | 550 | kHz |
|  |  | FREQ_SET = AGND | 300 | 333 | 366 | kHz |

## INTERNAL SOFT-START

| Soft-Start Time | $\mathrm{t}_{\text {S }}$ | Digital Soft-Start (V) ${ }_{\text {OUT }}$ from 10\% to 90\%) | 800 | $\mu \mathrm{S}$ |
| :---: | :---: | :---: | :---: | :---: |

1. Guaranteed by design, not tested in production.
2. Test mode disables the $\mathrm{T}_{\mathrm{on}} / \mathrm{T}_{\text {off }} \mathrm{min}$.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=4.5\right.$ to $13.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless other noted)

| Characteristics Symbol Test Conditions Min Typ Max Unit |
| :--- |
| SWITCHING MODULATOR $T_{\text {on_min }}$ (Note 1) 40 50 60 |
| Minimum T T |

## VOLTAGE ERROR AMPLIFIER

| DC Gain | GAIN_VEA | (Note 1) | 80 | 88 |  | dB |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Open-Loop Phase Margin | PH_EA | (Note 1) | 50 |  |  | Deg |
| Unity Gain Bandwidth | BW_VEA | (Note 1) | 15 | 20 |  | MHz |
| Slew Rate | SR_VEA | COMP PIN TO GND = 100 pF |  |  |  |  |
|  |  | (Note 1) | 5.0 |  |  | V/us |
| FB Bias Current | $\mathrm{I}_{\text {bias_FB }}$ |  |  |  | 0.1 | $\mu \mathrm{~A}$ |
| Output Voltage Swing | $\mathrm{V}_{\text {max_EA }}$ | $\mathrm{I}_{\text {source_EA }}=2 \mathrm{~mA}$ | 3.3 | 3.5 |  | V |
|  | $\mathrm{~V}_{\text {min_EA }}$ | $\mathrm{I}_{\text {sink_EA }}=2 \mathrm{~mA}$ |  | 0.15 | 0.3 | V |

OVERCURRENT PROTECTION LIMIT

| High Side Peak Current Limit <br> (Cycle-by-Cycle) | HSOC | Ton Minimum > 100 ns <br> (Notes 1 \& 2) | 3.4 | 4.0 | 4.6 | A |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Side Valley Current Limit, <br> Short-Circuit (4 $\mu$ s) | LSOC_S | (Notes 1 \& 2) | 3.0 | 3.75 | 4.5 | A |
| Low Side Valley Current Limit <br> (Current Limit, $16 \mu \mathrm{~s})$ | LSOC_L | (Notes 1 \& 2) | 2.0 | 2.5 | 3.4 | A |

## POWER OUTPUT SECTION

| Internal Main FET ON-Resistance | $\mathrm{R}_{\text {DS(on)_M }}$ | $\begin{gathered} \left(\begin{array}{l} \text { LLX } \end{array}=100 \mathrm{~mA}, \mathrm{VBST}-\mathrm{LX}=5 \mathrm{~V},\right. \\ \left.\mathrm{FB}=0, T_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)(\text { Note } 1) \end{gathered}$ | 150 | 225 | $\mathrm{m} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Internal Sync FET ON-Resistance | $\mathrm{R}_{\mathrm{DS} \text { (on)_F }}$ | $\begin{gathered} \left(\mathrm{I}_{\mathrm{LX}}=100 \mathrm{~mA}, \mathrm{FB}=1 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right) \\ (\text { Note 1) } \end{gathered}$ | 100 | 150 | $\mathrm{m} \Omega$ |
| LX Leakage Current | LX_LK | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{LX}=0, \mathrm{~V}_{\mathrm{CC}}=13.2 \mathrm{~V}$ |  | +5.0 | $\mu \mathrm{A}$ |
|  |  | $L X=13.2, \mathrm{~V}_{\mathrm{CC}}=13.2 \mathrm{~V}$ |  | -5.0 | $\mu \mathrm{A}$ |

CONTROL SECTION

| EN / SKIP Logic Input Voltage for Disable | VEN_DISABLE | Set as Disable | 0.7 | 1.0 | 1.3 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\text {EN_HYS }}$ | Hysteresis |  | 300 |  | mV |
| EN / SKIP Logic Input Voltage for FPWM | $\mathrm{V}_{\text {EN_FPWM }}$ | Set as FCCM mode | 1.7 | 1.95 | 2.10 | V |
| EN / SKIP Logic Input Voltage for Skip Mode | $\mathrm{V}_{\text {EN_SKIP }}$ | Set as SKIP Mode | 2.25 | 2.45 | 2.65 | V |
|  | $\mathrm{V}_{\text {EN_HYS }}$ | Hysteresis |  | 250 |  | mV |
| EN / SKIP Source Current | $\mathrm{I}_{\text {EN_SOURCE }}$ | $\mathrm{V}_{\text {EN_SKIP }}=0 \mathrm{~V}$ |  |  | 0.1 | $\mu \mathrm{A}$ |
| EN / SKIP Sink Current | IEN_SINK | $\mathrm{V}_{\text {EN_SKIP }}=5 \mathrm{~V}$ |  |  | 0.1 | $\mu \mathrm{A}$ |
| EN_SKIP Logic Input Delay |  | Change mode delay active |  | 3 |  | Clk |
| PGOOD Pin ON Resistance | PGOOD_R | I_PGOOD = 5 mA |  | 75 |  | $\Omega$ |
| PGOOD Pin OFF Current | PGOOD_LK | PGOOD $=5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |

OUTPUT DISCHARGE MODE

| Output Discharge On-Resistance | $\mathrm{R}_{\text {discharge }}$ | $\mathrm{EN}=0 \mathrm{~V}$ |  | 20 | 35 | $\Omega$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## THERMAL SHUTDOWN

| Thermal Shutdown | $\mathrm{T}_{\text {sd }}$ | (Note 1) |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal Shutdown Hysteresis | $\mathrm{T}_{\text {sdhys }}$ | (Note 1) |  | 25 |  | ${ }^{\circ} \mathrm{C}$ |

1. Guaranteed by design, not tested in production.
2. Test mode disables the $\mathrm{T}_{\mathrm{on}} / \mathrm{T}_{\text {off }}$ min.

## TYPICAL OPERATING CHARACTERISTICS



Figure 3. Sync FET ON Resistance vs. Temperature


Figure 5. Switching Frequency vs. Temperature


Figure 7. Quiescent Current into $\mathbf{V}_{\mathbf{C C}}$ vs. Temperature


Figure 4. UVLO Threshold vs. Temperature


Figure 6. Feedback Input Threshold vs. Temperature


Figure 8. Shutdown Quiescent Current vs. Temperature

## TYPICAL OPERATING CHARACTERISTICS



Figure 9. Output Voltage Change vs. Output Current


Figure 11. Output Voltage Change vs. Output Current


Figure 13. Output Voltage Change vs. Output Current


Figure 10. Efficiency vs. Output Current


Figure 12. Efficiency vs. Output Current


Figure 14. Efficiency vs. Output Current

$\left(\right.$ Vin $=12 \mathrm{~V}, \mathrm{l}_{\text {LOAD }}=10 \mathrm{~mA}$,
$\mathrm{L}=5 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=100 \mu \mathrm{~F}$ )
Upper trace: Input voltage, $5 \mathrm{~V} / \mathrm{div}$
Lower trace: Output voltage, $1 \mathrm{~V} /$ div
Time base: $500 \mu \mathrm{~s} / \mathrm{div}$
Figure 15. Soft-Start Waveforms for $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$

$\left(\operatorname{Vin}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}\right.$,
$\mathrm{L}=5 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=100 \mu \mathrm{~F}$ )
Upper trace: Input voltage, $5 \mathrm{~V} /$ div
Lower trace: Output voltage, $1 \mathrm{~V} /$ div
Time base: $500 \mu \mathrm{~s} / \mathrm{div}$
Figure 16. Soft-Start Waveforms for $\mathrm{V}_{\text {out }}=1.2 \mathrm{~V}$

$\left(\mathrm{V}_{\text {in }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA}, \mathrm{~L}=5 \mu \mathrm{H}, \mathrm{C}_{\text {OUt }}=100 \mu \mathrm{~F}\right)$
Upper trace: Output ripple voltage, $50 \mathrm{mV} / \mathrm{div}$
Middle trace: Lx pin switching waveform, $5 \mathrm{~V} / \mathrm{div}$
Lower trace: Inductor current waveforms, $1 \mathrm{~A} / \mathrm{div}$
Time base: $2 \mu \mathrm{~s} / \mathrm{div}$
Figure 17. DCM Switching Waveforms for $\mathrm{V}_{\text {out }}=1.2 \mathrm{~V}$

$\left(\mathrm{V}_{\text {in }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA}, \mathrm{~L}=5 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=100 \mu \mathrm{~F}\right)$
Upper trace: Output ripple voltage, $50 \mathrm{mV} / \mathrm{div}$ Middle trace: Lx pin switching waveform, $5 \mathrm{~V} / \mathrm{div}$
Lower trace: Inductor current waveforms, $500 \mathrm{~mA} /$ div
Time base: $2 \mu \mathrm{~s} / \mathrm{div}$
Figure 19. DCM Switching Waveforms for $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$

$\left(\mathrm{V}_{\text {in }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}, \mathrm{~L}=5 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=100 \mu \mathrm{~F}\right)$
Upper trace: Output ripple voltage, $50 \mathrm{mV} / \mathrm{div}$
Middle trace: Lx pin switching waveform, $5 \mathrm{~V} / \mathrm{div}$ Lower trace: Inductor current waveforms, $1 \mathrm{~A} / \mathrm{div}$
Time base: $2 \mu \mathrm{~s} / \mathrm{div}$
Figure 18. CCM Switching Waveforms for $\mathrm{V}_{\text {out }}=1.2 \mathrm{~V}$

$\left(V_{\text {in }}=12 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=500 \mathrm{~mA}, \mathrm{~L}=5 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=100 \mu \mathrm{~F}\right)$
Upper trace: Output ripple voltage, $50 \mathrm{mV} / \mathrm{div}$
Middle trace: Lx pin switching waveform, $5 \mathrm{~V} / \mathrm{div}$
Lower trace: Inductor current waveforms, $500 \mathrm{~mA} /$ div
Time base: $2 \mu \mathrm{~s} / \mathrm{div}$
Figure 20. CCM Switching Waveforms for $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$

$\left(V_{\text {in }}=12 \mathrm{~V}, \mathrm{~L}=5 \mu \mathrm{H}, \mathrm{C}_{\text {OUt }}=100 \mu \mathrm{~F}\right.$, Freq $\left.=500 \mathrm{kHz}\right)$ Upper trace: Output dynamic voltage, $100 \mathrm{mV} / \mathrm{div}$ Lower trace: Output current, 1 A/div
Time base : $50 \mu \mathrm{~s} / \mathrm{div}$
Figure 21. Load Transient Response for $\mathrm{V}_{\text {out }}=$ 1.2 V

$\left(V_{\text {in }}=12 \mathrm{~V}, \mathrm{~L}=5 \mu \mathrm{H}, \mathrm{C}_{\text {OUt }}=100 \mu \mathrm{~F}\right.$, Freq $\left.=1 \mathrm{MHz}\right)$
Upper trace: Output dynamic voltage, $100 \mathrm{mV} / \mathrm{div}$
Lower trace: Output current, 1 A/div
Time base : $50 \mu \mathrm{~s} / \mathrm{div}$
Figure 23. Load Transient Response for $\mathrm{V}_{\text {out }}=$ 3.3 V

$\left(V_{\text {in }}=5 \mathrm{~V}, \mathrm{~L}=5 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=100 \mu \mathrm{~F}\right.$, Freq $\left.=1 \mathrm{MHz}\right)$ Upper trace: Output dynamic voltage, $100 \mathrm{mV} / \mathrm{div}$ Lower trace: Output current, 1 A/div
Time base : $50 \mu \mathrm{~s} / \mathrm{div}$
Figure 22. Load Transient Response for $\mathrm{V}_{\text {out }}=$ 1.2 V

$\left(V_{\text {in }}=5 \mathrm{~V}, \mathrm{~L}=5 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=100 \mu \mathrm{~F}\right.$, Freq $\left.=333 \mathrm{kHz}\right)$
Upper trace: Output dynamic voltage, $100 \mathrm{mV} / \mathrm{div}$
Lower trace: Output current, 1 A/div
Time base : $50 \mu \mathrm{~s} / \mathrm{div}$
Figure 24. Load Transient Response for $\mathrm{V}_{\text {out }}=$ 3.3 V

## DETAILED OPERATING DESCRIPTION

## General

The NCP5252 is a PWM regulator intended for DC-DC conversion from $5 \mathrm{~V} \& 12 \mathrm{~V}$ buses and supplies up to a 2 A load. The NCP5252 is a step down synchronous-rectifier buck topology regulator with integrated high-side and a low-side NMOS switches. The output voltage of the converter can be precisely regulated down to $600 \mathrm{mV} \pm 1.0 \%$ when the $\mathrm{V}_{\mathrm{FB}}$ pin is tied to $\mathrm{V}_{\text {OUT }}$. The switching frequency can be adjusted to $333 \mathrm{kHz}, 500 \mathrm{kHz}$, or 1 MHz . A skip mode can be enabled to provide light load efficiency.

The NCP5252 includes the following features: power good monitor, internal soft-start, cycle-by-cycle current limit, short circuit protection, output undervoltage/ overvoltage protection, and thermal shutdown.

## Control Logic

During start-up the internal LDO is activated and power-on reset occurs which resets the logic and all protection faults. The device will begin its start up sequence and the functionality will be determined by the voltage at the EN/SKIP pin. When voltage of EN/SKIP is below VEN_DISABLE, the converter will shut down. If the voltage of EN/SKIP is set between VEN_FPWM and VEN_SKIP, the device will be in PWM mode of operation. When the voltage level of EN/SKIP is above VEN_SKIP, the device will operate in PFM power saving mode. Once $\mathrm{V}_{\text {REF }}$ reaches its regulation voltage, an internal signal will wake up the output undervoltage supply monitor which will assert a "GOOD" condition. In addition, the NCP5252 continuously monitors the $\mathrm{V}_{\mathrm{CC}}$ level with an undervoltage lockout (UVLO) function.

## Forced PWM Operation (FPWM Mode)

To place the device into force PWM mode, the EN/SKIP pin voltage should be set between VEN_FPWM and VEN_SKIP thresholds. During the soft-start operation, the NCP5252 will automatically run as FPWM mode until the output voltage is higher than the internal soft-start ramp.

In FPWM mode in each switching cycle, the high-side MOSFET turns on for a time period defined by the ratio of input voltage to output voltage known as duty ratio. After a short period of time following high-side MOSFET turn off, the low-side MOSFET turns on and remains on for the remainder of the switching cycle. At currents below the critical conduction point, the low-side MOSFET will sync current out of the output capacitor, reducing overall converter efficiency at light loads.

## Pulse Skipping Operation (Skip Mode/PFM)

The device operates in skip mode if the EN/SKIP pin voltage is greater than 2.9 V . Skip mode can reduce the switching loss in light load conditions.

When the converter inductor current is greater than the critical conduction point, the converter will run in continuous-conduction-mode (CCM) which behaves exactly the same as FPWM mode. When the inductor current
crosses zero from positive to negative, the low-side MOSFET is shut off so that current is not pulled out of the output capacitor. A high-side MOSFET turn on is not initiated until the COMP voltage exceeds the bottom of the PWM ramp.

## Transient Response Enhancement (TRE)

To improve transient response in CCM, a transient response enhancement circuitry is implemented inside the NCP5252.

In CCM operation, the controller continuously monitors the COMP pin voltage of the error amplifier and detects load transient events. The functional block diagram of TRE is shown as follows:


Figure 25. Block Diagram of TRE Circuit
If a large transient occurs, the COMP signal will exceed the comparator threshold indicating that a transient has occurred and action is required. When the comparator trips an extra high-side pulse is generated and the converter appears to run at a higher frequency. Once the transient has passed, the converter returns to normal operation and normal switching frequency.

## Voltage Feed Forward

The NCP5252 has a voltage feed forward derived ramp. Voltage feed-forward is employed to ease loop compensation for wide-input-range designs and provide better line transient response. The ramp generator provides voltage feed-forward control by varying the PWM ramp slope with line voltage. One important thing to note is that since the slope changes with the input voltage, the ramp height will also change, resulting in an almost constant gain over input voltages. Varying the PWM ramp directly with line voltage provides excellent response to line variations, because the PWM is not required to wait for loop delays before changing the duty cycle.

The peak to peak ramp voltage can be calculated using the following equation:

$$
V_{R A M P_{-} P P}=0.25 \cdot V_{I N}
$$

## Overcurrent Protection (OCP)

The NCP5252 will protect the system if an overcurrent event occurs. The regulator will continuously monitor the output current through the internal MOSFETs. If the high-side MOSFET current exceeds the internal current limit threshold, it will be turned off. If a repetitive overcurrent event occurs, both MOSFETs will be turned off and the device will hold for 3 normal soft-start periods
before re-starting. A discharge resistor is turned on to discharge $\mathrm{V}_{\mathrm{o}}$ before re-starting.

## Overvoltage Protection (OVP)

When the SMPS output voltage is above $115 \%$ (typ) of the preset nominal regulation voltage for over $1.5 \mu \mathrm{~s}$, an OV fault is set. The high-side MOSFET will turn off and the low-side MOSFET will be turned on to discharge the output until $\mathrm{V}_{\mathrm{o}}$ drops below the default threshold ( $105 \%$ ). Once the output voltage is below the overvoltage window, the device will recover to normal operation.

## Undervoltage Protection (UVP)

A UVP circuit monitors the output voltage to detect an undervoltage event. The undervoltage limit is $80 \%$ (typ) of the nominal output voltage level. If the output voltage is below this threshold for over 4 switching cycles, a UVP fault is set. The high-side and low-side MOSFETs are turned off and a discharge resistor is turned on to discharge the output
voltage for 3 soft-start periods. Once the 3 soft-start periods have ended, the regulator will go through a normal soft-start cycle.

## LDO Regulator

The internal LDO regulator (V5) can provide up to 20 mA (typ) for internal analog circuitry. Connect a capacitor to pin V5 for proper regulation.

## Undervoltage Logout

The UVLO circuit will activate when the $\mathrm{V}_{\mathrm{CC}}$ voltage is below $3.5 \mathrm{~V}(\mathrm{typ})$. At that time both MOSFETs will turn off. When the $\mathrm{V}_{\mathrm{CC}}$ voltage is higher than 4.0 V , the UVLO flag will be cleared and the soft-start function will activate.

## Thermal Shutdown

The IC will shutdown if the die temperature exceeds $150^{\circ} \mathrm{C}$. The IC will restart with soft-start operation only after the junction temperature drops below $125^{\circ} \mathrm{C}$.


Table 1. Typical Design Value

| For Vcc = 12 V Application |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vin <br> (V) | Vout (V) | $\begin{aligned} & \hline \text { Fsw } \\ & \text { (kHz) } \end{aligned}$ | $\begin{gathered} \hline \mathrm{C} 1 \\ (\mathrm{pF}) \end{gathered}$ | $\begin{gathered} \hline \mathrm{C} 2 \\ (\mathrm{nF}) \end{gathered}$ | $\begin{gathered} \hline \text { R1 } \\ (k \Omega) \end{gathered}$ | $\begin{gathered} \hline \text { R2 } \\ \text { (k } \Omega) \end{gathered}$ | $\begin{gathered} \text { R3 } \\ \text { (k } \Omega) \end{gathered}$ | R4 <br> ( $\Omega$ ) | $\begin{gathered} \hline \mathrm{C3} \\ (\mathrm{pF}) \end{gathered}$ | C4 ( $\mu \mathrm{F}$ ) | L1 ( $\mu \mathrm{H}$ ) |
| 12 | 5 | Any | 10 | 2.0 | 23 | 10 | 1.4 | 200 | 800 | Ceramic $22 \mu \mathrm{~F} \times 2$ | 5.0 |
| 12 | 3.3 | Any | 10 | 2.0 | 23 | 10 | 2.2 | 200 | 800 | Ceramic $22 \mu \mathrm{~F} \times 2$ | 5.0 |
| 12 | 1.2 | Any | 10 | 2.0 | 23 | 10 | 10 | 200 | 800 | Ceramic $22 \mu \mathrm{~F} \times 2$ | 5.0 |
| 12 | 5 | Any | 10 | 2.0 | 54 | 10 | 1.4 | 200 | 800 | SP $100 \mu \mathrm{~F} / 12 \mathrm{~m} \Omega$ | 5.0 |
| 12 | 3.3 | Any | 10 | 2.0 | 54 | 10 | 2.2 | 200 | 800 | SP $100 \mu \mathrm{~F} / 12 \mathrm{~m} \Omega$ | 5.0 |
| 12 | 1.2 | Any | 10 | 2.0 | 54 | 10 | 10 | 200 | 800 | SP $100 \mu \mathrm{~F} / 12 \mathrm{~m} \Omega$ | 5.0 |
| 12 | 5 | Any | 10 | 1.0 | 30 | 10 | 1.4 | NC | NC | Electrolytic $470 \mu \mathrm{~F} / 160 \mathrm{~m} \Omega$ | 5.0 |
| 12 | 3.3 | Any | 10 | 1.0 | 30 | 10 | 2.2 | NC | NC | Electrolytic $470 \mu \mathrm{~F} / 160 \mathrm{~m} \Omega$ | 5.0 |
| 12 | 1.2 | Any | 10 | 1.0 | 30 | 10 | 10 | NC | NC | Electrolytic $470 \mu \mathrm{~F} / 160 \mathrm{~m} \Omega$ | 5.0 |
| For Vcc = 5 V Application |  |  |  |  |  |  |  |  |  |  |  |
| Vin <br> (V) | Vout (V) | $\begin{aligned} & \hline \text { Fsw } \\ & \text { (kHz) } \end{aligned}$ | $\begin{gathered} \hline \mathrm{C} 1 \\ (\mathrm{pF}) \end{gathered}$ | $\begin{gathered} \hline \mathrm{C} 2 \\ (\mathrm{nF}) \end{gathered}$ | $\begin{gathered} \hline R 1 \\ (k \Omega) \end{gathered}$ | $\begin{gathered} \hline \text { R2 } \\ \text { (k }) \end{gathered}$ | $\begin{gathered} \mathrm{R} 3 \\ \text { (k } \Omega \text { ) } \end{gathered}$ | $\begin{aligned} & \hline \text { R4 } \\ & (\Omega) \end{aligned}$ | $\begin{gathered} \hline \mathrm{C} 3 \\ (\mathrm{pF}) \end{gathered}$ | C4 ( $\mu \mathrm{F}$ ) | L1 ( $\mu \mathrm{H}$ ) |
| 5 | 3.3 | Any | 10 | 2.0 | 56 | 10 | 2.2 | 200 | 800 | Ceramic $22 \mu \mathrm{~F} \times 2, \mathrm{ESR}=4 \mathrm{~m} \Omega$ | 5.0 |
| 5 | 1.2 | Any | 10 | 2.0 | 56 | 10 | 10 | 200 | 800 | Ceramic $22 \mu \mathrm{~F} \times 2, \mathrm{ESR}=4 \mathrm{~m} \Omega$ | 5.0 |
| 5 | 3.3 | Any | 10 | 2.0 | 100 | 10 | 2.2 | 200 | 800 | SP $100 \mu \mathrm{~F} / \mathrm{ESR}=12 \mathrm{~m} \Omega$ | 5.0 |
| 5 | 1.2 | Any | 10 | 2.0 | 100 | 10 | 10 | 200 | 800 | SP $100 \mu \mathrm{~F} / \mathrm{ESR}=12 \mathrm{~m} \Omega$ | 5.0 |
| 5 | 3.3 | Any | 10 | 1.0 | 60 | 10 | 2.2 | NC | NC | Electrolytic $470 \mu \mathrm{~F} / \mathrm{ESR}=160 \mathrm{~m} \Omega$ | 5.0 |
| 5 | 1.2 | Any | 10 | 1.0 | 60 | 10 | 10 | NC | NC | Electrolytic $470 \mu \mathrm{~F} / \mathrm{ESR}=160 \mathrm{~m} \Omega$ | 5.0 |

## TIMING DIAGRAMS

Timing 1 (SMPS Enable and Disable by EN_SKIP)


Figure 27.
Timing 2 (SMPS OVP \& UVP Operation)


Figure 28.


QFN16 3x3, 0.5P
CASE 485G
ISSUE G
DATE 08 OCT 2021

side view

battam View

Nates:

1. DIMENSIDNING AND TDLERANCING PER ASME Y14.5M, 1994.
2. CDNTRZLLING DIMENSIDN: MILLIMETERS
3. DIMENSIDN b APPLIES TD PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FREM THE TERMINAL TIP.
4. CDPLANARITY APPLIES TD THE EXPOSED PAD AS WELL AS. THE TERMINALS.


DETAIL B
${ }^{\text {ALTERNATE }}$


DETAIL A
ALTERNATE TERMINAL
constructions

| DIM | MILLIMETERS |  |  |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
|  | MIN. | NDM. | MAX. |  |  |
| A | 0.80 | 0.90 | 1.00 |  |  |
| A1 | 0.00 | 0.03 | 0.05 |  |  |
| A3 | 0.20 REF |  |  |  |  |
| b | 0.18 | 0.24 |  |  |  |
| D | 3.00 BSC |  |  |  |  |
| D2 | 1.65 | 1.75 |  |  | 1.85 |
| E | 3.00 BSC |  |  |  |  |
| E2 | 1.65 | 1.75 | 1.85 |  |  |
| e | 0.50 BSC |  |  |  |  |
| k | 0.18 TYP |  |  |  |  |
| L | 0.30 | 0.40 | 0.50 |  |  |
| L1 | 0.00 | 0.08 | 0.15 |  |  |

GENERIC MARKING DIAGRAM*

| ${ }^{\circ}$ XXXXX |
| :---: |
| XXXXX |
| ALYW: |
| $\bullet$ |

XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- $\quad=$ Pb-Free Package
(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, "G" or microdot " $\quad$ ", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON04795D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | QFN16 3X3, 0.5P | PAGE 1 OF 1 |

onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG
SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF NCV1077CSTBT3G
XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0003 XDPE132G5CG000XUMA1 MP8757GL-P MIC23356YFT-TR
LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3803ES6\#TR LTC3803ES6\#TRM LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM + XC9236D08CER-G ISL95338IRTZ MP3416GJ-P BD9S201NUX-CE2 MP5461GC-Z
MPQ4415AGQB-Z MPQ4590GS-Z MCP1603-330IMC MCP1642B-18IMC MCP1642D-ADJIMC

