## NCP81239, NCP81239A

## USB Power Delivery 4-Switch Buck Boost Controller

The NCP81239 USB Power Delivery (PD) Controller is a synchronous buck boost that is optimized for converting battery voltage or adaptor voltage into power supply rails required in notebook, tablet, and desktop systems, as well as many other consumer devices using USB PD standard and C-Type cables. The NCP81239 is fully compliant to the USB Power Delivery Specification when used in conjunction with a USB PD or C-Type Interface Controller. NCP81239 is designed for applications requiring dynamically controlled slew rate limited output voltage that require either voltage higher or lower than the input voltage. The NCP81239 drives 4 NMOSFET switches, allowing it to buck or boost and support the functions specified in the USB Power Delivery Specification which is suitable for all USB PD applications. The USB PD Buck Boost Controller operates with a supply and load range of 4.5 V to 32 V . NCP81239A is functionally same as NCP81239 except with different $\mathrm{I}^{2} \mathrm{C}$ address.

## Features

- Wide Input Voltage Range: from 4.5 V to 32 V
- Dynamically Programmed Frequency from 150 kHz to 1.2 MHz
- $I^{2} \mathrm{C}$ Interface
- Real Time Power Good Indication
- Controlled Slew Rate Voltage Transitioning
- Feedback Pin with Internally Programmed Reference
- Support USBPD/QC2.0/QC3.0 Profile
- 2 Independent Current Sensing Inputs
- Over Temperature Protection
- Adaptive Non-Overlap Gate Drivers
- Filter Capacitor Switch Control
- Over-Voltage and Over-Current Protection
- Dead Battery Power Support
- 5 x 5 mm QFN32 Package


## ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ | I $^{2}$ C Address |
| :--- | :---: | :---: | :---: |
| NCP81239MNTXG | QFN32 <br> (Pb-Free) | $2500 /$ Tape <br> \& Reel | 74 H |
| NCP81239AMNTXG | QFN32 <br> (Pb-Free) | $2500 /$ Tape <br> \& Reel | 75 H |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


QFN32 5x5, 0.5P CASE 485CE

## MARKING DIAGRAM



## Typical Application

- Notebooks, Tablets, Desktops
- All in Ones
- Monitors, TVs, and Set Top Boxes
- Consumer Electronics
- Car Chargers
- Docking Stations
- Power Banks


Figure 1. Typical Application Circuit


Figure 2. Pinout


Figure 3. Block Diagram

Table 1. PIN FUNCTION DESCRIPTION

| Pin | Pin Name | Description |
| :---: | :---: | :--- |
| 1 | HSG1 | S1 gate drive. Drives the S1 N-channel MOSFET with a voltage equal to VDRV superimposed on the switch <br> node voltage VSW1. |
| 2 | LSG1 | Drives the gate of the S2 N-channel MOSFET between ground and VDRV. |
| 3,22 | PGND | Power ground for the low side MOSFET drivers. Connect these pins closely to the source of the bottom <br> N-channel MOSFETs. |
| 4 | CSN1 | Negative terminal of the current sense amplifier. |
| 5 | CSP1 | Positive terminal of the current sense amplifier. |
| 6 | V1 | Input voltage of the converter |
| 7 | CS1 | Current sense amplifier output. CS1 will source a current that is proportional to the voltage across RS1 to an <br> external resistor. CS1 voltage can be monitored with a high impedance input. Ground this pin if not used. |
| 8 | CLIND | Open drain output to indicate that the CS1 or CS2 voltage has exceeded the I ${ }^{2}$ C programmed limit. |
| 10 | SDA | l$^{2}$ C interface data line. |
| 11 | SCL | I $^{2}$ C interface clock line. |
| 12 | CFET | Interrupt is an open drain output that indicates the state of the output power, the internal thermal trip, and oth- <br> er I ${ }^{2}$ C programmable functions. |
| $13-14$ | Controlled drive of an external MOSFET that connects a bulk output capacitor to the output of the power <br> converter. Necessary to adhere to low capacitance limits of the standard USB Specifications for power prior to <br> USB PD negotiation. |  |
| 15 | COMP | The ground pin for the analog circuitry. |

## NCP81239, NCP81239A

Table 1. PIN FUNCTION DESCRIPTION

| Pin | Pin Name | Description |
| :---: | :---: | :---: |
| 16 | EN | Precision enable starts the part and places it into default configuration when toggled. |
| 17 | PDRV | The open drain output used to control a PMOSFET. |
| 18 | CS2 | Current sense amplifier output. CS2 will source a current that is proportional to the voltage across RS2 to an external resistor. CS2 voltage can be monitored with a high impedance input. Ground this pin if not used. |
| 19 | FB | Feedback voltage of the output, negative terminal of the gm amplifier. |
| 20 | CSN2 | Negative terminal of the current sense amplifier. |
| 21 | CSP2 | Positive terminal of the current sense amplifier. |
| 23 | LSG2 | Drives the gate of the S3 N-channel MOSFET between ground and VDRV. |
| 24 | HSG2 | S4 gate drive. Drives the S4 N-channel MOSFET with a voltage equal to VDRV superimposed on the switch node voltage VSW2. |
| 25 | BST2 | Bootstrapped Driver Supply. The BST2 pin swings from a diode voltage below VDRV up to a diode voltage below VOUT + VDRV. Place a $0.1 \mu \mathrm{~F}$ capacitor from this pin to VSW2. |
| 26 | VSW2 | Switch Node. VSW2 pin swings from a diode voltage drop below ground up to output voltage. |
| 27 | DBOUT | The output of the dead battery circuit which can also be used for the VCONN voltage supply. |
| 28 | DBIN | The dead battery input to the converter where 5 V is applied. A $1 \mu \mathrm{~F}$ capacitor should be placed close to the part to decouple this line. |
| 29 | VDRV | Internal voltage supply to the driver circuits. A $1 \mu \mathrm{~F}$ capacitor should be placed close to the part to decouple this line. |
| 30 | VCC | The VCC pin supplies power to the internal circuitry. The VCC is the output of a linear regulator which is powered from V1. Pin should be decoupled with a $1 \mu \mathrm{~F}$ capacitor for stable operation. |
| 31 | VSW1 | Switch Node. VSW1 pin swings from a diode voltage drop below ground up to V1. |
| 32 | BST1 | Driver Supply. The BST1 pin swings from a diode voltage below VDRV up to a diode voltage below V1 + VDRV. Place a $0.1 \mu \mathrm{~F}$ capacitor from this pin to VSW1. |
| 33 | THPAD | Center Thermal Pad. Connect to AGND externally. |

Table 2. MAXIMUM RATINGS Over operating free-air temperature range unless otherwise noted

| Rating | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input of the Dead Battery Circuit | DBIN | -0.3 | 5.5 | V |
| Output of the Dead Battery Circuit | DBOUT | -0.3 | 5.5 | V |
| Driver Input Voltage | VDRV | -0.3 | 5.5 | V |
| Internal Regulator Output | VCC | -0.3 | V |  |
| Output of Current Sense Amplifiers | CS1, CS2 | -0.3 | $\mathrm{VCC}+0.3$ | $\mathrm{VCC}+0.3$ |
| Current Limit Indicator | CLIND | -0.3 | 5.5 | V |
| Interrupt Indicator | INT | -0.3 | $\mathrm{VCC}+0.3$ | V |
| Enable Input | EN | -0.3 | V |  |
| I$^{2}$ C Communication Lines | SDA, SCL | -0.3 | V |  |
| Compensation Output | COMP | -0.3 | $32 \mathrm{~V}, 40 \mathrm{~V}(20 \mathrm{~ns})$ | V |
| V1 Power Stage Input Voltage | V 1 | -0.3 | $32 \mathrm{~V}, 40 \mathrm{~V}(20 \mathrm{~ns})$ | V |
| Positive Current Sense | CSP1 | -0.3 | $32 \mathrm{~V}, 40 \mathrm{~V}(20 \mathrm{~ns})$ | V |
| Negative Current Sense | CSN1 | -0.3 | $32 \mathrm{~V}, 40 \mathrm{~V}(20 \mathrm{~ns})$ | V |
| Positive Current Sense | CSP2 | -0.3 | $32 \mathrm{~V}, 40 \mathrm{~V}(20 \mathrm{~ns})$ | V |
| Negative Current Sense | CSN2 | -0.3 | 5.5 | V |
| Feedback Voltage | FB | -0.3 | $\mathrm{VCC}+0.3$ | V |
| CFET Driver | CFET | -0.3 |  |  |

Table 2. MAXIMUM RATINGS Over operating free-air temperature range unless otherwise noted

| Rating | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Driver 1 and Driver 2 Positive Rails | $\begin{aligned} & \hline \text { BST1, } \\ & \text { BST2 } \end{aligned}$ | -0.3 V wrt/PGND -0.3 V wrt/VSW | $37 \mathrm{~V}, 40 \mathrm{~V}$ (20 ns) wrt/PGND 5.5 V wrt/VSW | V |
| High Side Driver 1 and Driver 2 | $\begin{aligned} & \text { HSG1, } \\ & \text { HSG2 } \end{aligned}$ | -0.3 V wrt/PGND -0.3 V wrt/VSW | $37 \mathrm{~V}, 40 \mathrm{~V}(20 \mathrm{~ns}) \mathrm{wrt} / \mathrm{GND}$ 5.5 V wrt/VSW | V |
| Switching Nodes and Return Path of Driver 1 and Driver 2 | VSW1, VSW2 | -5.0 V | $32 \mathrm{~V}, 40 \mathrm{~V}$ (20 ns) | V |
| Low Side Driver 1 and Driver 2 | $\begin{aligned} & \text { LSG1, } \\ & \text { LSG2 } \end{aligned}$ | -0.3 V | 5.5 | V |
| PMOSFET Driver | PDRV | -0.3 | $32 \mathrm{~V}, 40 \mathrm{~V}$ (20 ns) | V |
| Voltage Differential | AGND to PGND | -0.3 | 0.3 | V |
| CSP1-CSN1, CSP2-CSN2 Differential Voltage | CS1DIF, CS2DIF | -0.5 | 0.5 | V |
| PDRV Maximum Current | PDRVI | 0 | 10 | mA |
| PDRV Maximum Pulse Current ( 100 ms on time, with $>1 \mathrm{~s}$ interval) | PDRVIPUL | 0 | 200 | mA |
| Maximum VCC Current | VCCI | 0 | 80 | mA |
| Operating Junction Temperature Range (Note 1) | TJ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature Range | TA | -40 | 100 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | TSTG | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Characteristics (Note 2) <br> QFN $325 \mathrm{~mm} \times 5 \mathrm{~mm}$ <br> Maximum Power Dissipation @ TA $=25^{\circ} \mathrm{C}$ <br> Maximum Power Dissipation @ TA $=85^{\circ} \mathrm{C}$ <br> Thermal Resistance Junction-to-Air with Solder <br> Thermal Resistance Junction-to-Case Top with Solder <br> Thermal Resistance Junction-to-Case Bottom with Solder | PD <br> PD <br> R $\Theta$ JA <br> R@JCT <br> R $\Theta$ JCB |  | $\begin{aligned} & 4.1 \\ & 2.1 \\ & 30 \\ & 1.7 \\ & 2.0 \end{aligned}$ | $\begin{gathered} \mathrm{W} \\ \mathrm{~W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |
| Lead Temperature Soldering ( 10 sec ): Reflow (SMD styles only) Pb-Free (Note 3) | RF |  | 260 Peak | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The maximum package power dissipation limit must not be exceeded.
2. The value of $\Theta J A$ is measured with the device mounted on a 3in $\times 3$ in, 4 layer, 0.062 inch FR-4 board with 1.5 oz . copper on the top and bottom layers and 0.5 ounce copper on the inner layers, in a still air environment with $\mathrm{TA}=25^{\circ} \mathrm{C}$.
3. $60-180$ seconds minimum above $237^{\circ} \mathrm{C}$.

Table 3. RECOMMENDED OPERATION RATINGS

| Rating | Symbol | Value |  | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Driver Input Voltage | VDRV | 4.5 | 5.5 | V |
| Internal Regulator Output | VCC | 4.5 | 5.5 | V |
| Current Limit Indicator | CLIND | -0.3 | VCC+0.3 | V |
| Interrupt Indicator | INT | -0.3 | VCC+0.3 | V |
| Enable Input | EN | -0.3 | 5.5 | V |
| I2C Communication Lines | SDA, SCL | -0.3 | VCC+0.3 | V |
| Compensation Output | COMP | -0.3 | VCC+0.3 | V |
| Power Stage Input Voltage to PGND | V1 | 4.5 | 28 | V |
| Input Side Current Sense Pins | CSP1, CSN1 | -0.3 | 28 | V |
| Output Side Current Sense Pins | CSP2, CSN2 | -0.3 | 28 | V |
| Driver Positive Rails to PGND | BST1, BST2 | -0.3 | 33 | V |
| High Side Driver 1 and 2 | HSG1, HSG2 | -0.3 | 33 | V |
| Switching Nodes and Return Path of Driver 1 and 2 to PGND | VSW1, VSW2 | -2 | 28 | V |
| Low Side Driver 1 and 2 | LSG1, LSG2 | -0.3 | 5.5 | V |
| FB Voltage | FB | -0.3 | 5.5 | V |
| Voltage Differential | AGND to PGND | -0.3 | 0.3 | V |
| CSP1-CSN1, CSP2-CSN2 Differential Voltage | CS1DF, CS2DF | -0.5 | 0.5 | V |
| Operating Junction Temperature Range | TJ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature Range | TA | -40 | 100 | ${ }^{\circ} \mathrm{C}$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 4. ELECTRICAL CHARACTERISTICS
( $\mathrm{V} 1=12 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for typical value; $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<100^{\circ} \mathrm{C}$ for min $/ \mathrm{max}$ values unless noted otherwise)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- |

POWER SUPPLY

| V1 Operating Input Voltage | V1 |  | 4.5 |  | 32 | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| VDRV Operating Input Voltage | VDRV |  | 4.5 | 5 | 5.5 | V |
| VCC UVLO Rising Threshold | VCC $_{\text {START }}$ |  |  | 4.3 |  | V |
| UVLO Hysteresis for VCC | VCCV $_{\text {HYS }}$ | Falling Hysteresis |  | 300 |  | mV |
| VDRV UVLO Rising Threshold | VDRV $_{\text {START }}$ |  |  | 4.3 |  | V |
| UVLO Hysteresis for VDRV | VDRV |  |  | 300 |  | mV |
| VCC Output Voltage | Falling Hysteresis | 4.5 | 5 |  | V |  |
| VCC Drop Out Voltage | VCC | With no external load |  | 150 |  | mV |
| VCC Output Current Limit | VCCDROOP | 30 mA load | 80 | 97 |  | mA |
| V1 Shutdown Supply Current | IOUT | IVCC | VCC Loaded to 4.3 V |  | 6.6 | 7.7 |
| VDRIVE Switching Current Buck | IV1_SW | EN $=0 \mathrm{~V}, 4.3 \mathrm{~V} \leq \mathrm{V} 1 \leq 28 \mathrm{~V}$ | mA |  |  |  |
| VN $=5 \mathrm{~V}, \mathrm{Cgate}=2.2 \mathrm{nF}$, |  |  |  |  |  |  |
| VSW $=0$ V, FSW $=600 \mathrm{kHz}$ |  | 15 |  | mA |  |  |

4. Ensured by design. Not production tested.

## NCP81239, NCP81239A

Table 4. ELECTRICAL CHARACTERISTICS
( $\mathrm{V} 1=12 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for typical value; $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<100^{\circ} \mathrm{C}$ for min/max values unless noted otherwise)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOLTAGE OUTPUT |  |  |  |  |  |  |
| Voltage Output Accuracy | FB | $\begin{aligned} & \text { DAC_TARGET }=00110010 \\ & \text { DAC_TARGET }=01111000 \\ & \text { DAC_TARGET }=11001000 \end{aligned}$ | $\begin{gathered} 0.495 \\ 1.188 \\ 1.98 \end{gathered}$ | $\begin{aligned} & 0.5 \\ & 1.2 \\ & 2.0 \end{aligned}$ | $\begin{gathered} 0.505 \\ 1.212 \\ 2.02 \end{gathered}$ | V |
| Voltage Accuracy Over Temperature | VFB_T | $\begin{aligned} & \mathrm{VFB} \geq 0.5 \mathrm{~V} \\ & \mathrm{VFB}<0.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline-1.0 \\ -5 \end{gathered}$ |  | $\begin{gathered} 1.0 \\ 5 \end{gathered}$ | $\begin{gathered} \% \\ \mathrm{mV} \end{gathered}$ |
|  | VFB_R | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { VFB } \geq 0.5 \mathrm{~V} \end{aligned}$ | -0.45 |  | 0.45 | \% |

TRANSCONDUCTANCE AMPLIFIER

| Gain Bandwidth Product | GBW | (Note 4) |  | 5.2 |  | MHz |
| :--- | :---: | :--- | :--- | :---: | :---: | :---: |
| Transconductance | GM1 | Default |  | 500 |  | $\mu \mathrm{~S}$ |
| Max Output Source Current limit | GMSOC |  | 60 | 80 |  | $\mu \mathrm{~A}$ |
| Max Output Sink Current limit | GMSIC |  | 60 | 80 |  | $\mu \mathrm{~A}$ |
| Voltage Ramp | Vramp |  |  | 1.4 |  | V |

INTERNAL BST DIODE

| Forward Voltage Drop | VFBOT | $\mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.35 | 0.46 | 0.55 | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Reverse Bias Leakage Current | DIL | $\mathrm{BST}-\mathrm{VSW}=5 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{SW}}=28 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.05 | 1 | $\mu \mathrm{~A}$ |
| BST-VSW UVLO | BST1_UVLO | Rising, Note 4 |  | 3.5 |  | V |
| BST-VSW Hysteresis | BST_HYS | Note 4 |  | 300 | mV |  |

OSCILLATOR

| Oscillator Frequency | FSW_0 | FSW $=000$, default | 528 | 600 | 672 | kHz |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
|  | FSW_1 | FSW $=001$ | 132 | 150 | 168 | kHz |
|  | FSW_7 | FSW $=110$ | 1056 | 1200 | 1344 | kHz |
| Oscillator Frequency Accuracy | FSWE |  | -12 |  | 12 | $\%$ |
| Minimum On Time | MOT | Measured at $10 \%$ to $90 \%$ of VCC |  | 50 |  | ns |
| Minimum Off Time | MOFT | Measured at $90 \%$ to $10 \%$ of VCC |  | 90 |  | ns |

INT THRESHOLDS

| Interrupt Low Voltage | VINTI | IINT(sink) =2 mA |  |  | 0.2 | V |
| :--- | :---: | :--- | :--- | :--- | :---: | :---: |
| Interrupt High Leakage Current | INII | 3.3 V |  | 3 | 100 | nA |
| Interrupt Startup Delay | INTPG | Soft Start end to PG positive edge |  | 2.1 |  | ms |
| Interrupt Propagation Delay | PGI | Delay for power good in |  | 3.3 |  | ms |
|  | PGO | Delay for power good out |  | 100 |  | ns |
| Power Good Threshold | PGTH | Power Good in from high |  | 105 |  | $\%$ |
|  | PGTH | Power Good in from low |  | 95 | $\%$ |  |
|  | PGTHYS | PG falling hysteresis |  | 2.5 |  | $\%$ |
| FB Overvoltage Threshold | FB_OV |  |  | 120 |  | $\%$ |
| Overvoltage Propagation Delay | VFB_OVDL |  |  | 1 Cycle |  |  |

EXTERNAL CURRENT SENSE (CS1,CS2)

| Positive Current Measurement High | CS10 | CSP1-CSN1 or CSP2-CSN2 $=$ <br> 100 mV |  | 500 | $\mu \mathrm{~A}$ |
| :--- | :---: | :--- | :--- | :--- | :--- |

4. Ensured by design. Not production tested.

## NCP81239, NCP81239A

Table 4. ELECTRICAL CHARACTERISTICS
( $\mathrm{V} 1=12 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for typical value; $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<100^{\circ} \mathrm{C}$ for min/max values unless noted otherwise)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| EXTERNAL CURRENT SENSE (CS1,CS2) |  |  |  |  |  |  |
| Transconductance Gain Factor | CSGT | Current Sense Transconductance <br> Vsense $=1 \mathrm{mV}$ to 100 mV |  | 5 |  | mS |
| Transconductance Deviation | CSGE |  | -20 |  | 20 | $\%$ |
| Current Sense Common Mode Range | CSCMMR |  | 3 |  | 32 | V |
| -3 dB Small Signal Bandwidth | CSBW | VSENSE (AC) $=10 \mathrm{mVPP}$, <br> RGAIN $=10 \mathrm{k} \Omega($ Note 4$)$ |  | 30 |  | MHz |
| Input Sense Voltage Full Scale | ISVFS |  |  |  | 100 | mV |
| CS Output Voltage Range | CSOR | VSENSE $=100 \mathrm{mV}$ Rset $=6 \mathrm{k}$ | 0 |  | 3 | V |

EXTERNAL CURRENT LIMIT (CLIND)

| Current Limit Indicator Output Low | CLINDL | Input current $=500 \mu \mathrm{~A}$ | 5.6 | 100 | mV |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Current Limit Indicator Output High <br> Leakage Current | ICLINDH | Pull up to 5 V | 500 |  | $\mu \mathrm{~A}$ |

INTERNAL CURRENT SENSE

| Internal Current Sense Gain for PWM | ICG | CSPx-CSNx $=100 \mathrm{mV}$ | 9.2 | 9.8 | 10.5 |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Positive Peak Current Limit Trip | PPCLT | INT_CL $=00$ | $\mathrm{~V} / \mathrm{V}$ |  |  |
| Negative Valley Current Limit Trip | NVCLT | INT_CL_NEG $=00$ | 34 | 39 | 44 |
| mV |  |  |  |  |  |

SWITCHING MOSFET DRIVERS

| HSG1 HSG2 Pullup Resistance | HSG_PU | BST-VSW $=4.5 \mathrm{~V}$ | 2.8 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: |
| HSG1 HSG2 Pulldown Resistance | HSG_PD | $\mathrm{BST}-\mathrm{VSW}=4.5 \mathrm{~V}$ | 1.2 | $\Omega$ |
| LSG1 LSG2 Pullup Resistance | LSG_PU | LSG -PGND $=2.5 \mathrm{~V}$ | 3.3 | $\Omega$ |
| LSG1 LSG2 Pulldown Resistance | LSG_PD | LSG -PGND $=2.5 \mathrm{~V}$ | 0.9 | $\Omega$ |
| HSG Falling to LSG Rising Delay | HSLSD |  | 15 | ns |
| LSG Falling to HSG Rising Delay | LSHSD |  | 15 | ns |

CFET

| CFET Drive Voltage | CFETDV |  |  | VCC |  | V |
| :--- | :---: | :--- | :--- | :---: | :---: | :---: |
| Source/Sink Current | CFETSS | CFET clamped to 2 V |  | 2 |  | $\mu \mathrm{~A}$ |
| Pull Down Delay | CFETD | Measured at $10 \%$ to $90 \%$ of VCC |  | 10 |  | ms |
| CFET Pull Down Resistance | CFETR | Measured with 1 mA Pull up Cur- <br> rent, after 10 ms rising edge delay |  | 1.3 | $\mathrm{k} \Omega$ |  |

SLEW RATE/SOFT START
$\left.\begin{array}{|l|c|l|l|c|c|c|}\hline \text { Charge Slew Rate } & \text { SLEWP } & \begin{array}{l}\text { Slew }=00, \text { FB }=0.1 \text { VOUT } \\ \text { Slew }=11, F B=0.1 \text { VOUT }\end{array} & & \begin{array}{l}0.6 \\ 4.8\end{array} & \mathrm{mV} / \mathrm{us} \\ \hline \text { Discharge Slew Rate } & \text { SLEWN } & \begin{array}{l}\text { Slew }=00, \text { FB }=0.1 \text { VOUT } \\ \text { Slew }=11, F B=0.1 \text { VOUT }\end{array} & & -0.6 \\ -4.8\end{array}\right)$

DEAD BATTERY/VCONN

| Dead Battery Input Voltage Range | VDB |  | 4.5 | 5 | 5.25 | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Dead Battery Output Voltage | VIO | VDB $=5 \mathrm{~V}$, Output Current 32 mA | 4 | 4.7 | 5 | V |
| Dead Battery Current Limit | DB_LIM | VDB $=5 \mathrm{~V}$, DBOUT greater than <br> 2 V | 29 | 57 |  | mA |

4. Ensured by design. Not production tested.

Table 4. ELECTRICAL CHARACTERISTICS
( $\mathrm{V} 1=12 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for typical value; $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<100^{\circ} \mathrm{C}$ for min/max values unless noted otherwise)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE |  |  |  |  |  |  |
| EN High Threshold Voltage | ENHT | EN_MASK = ENPU = ENPOL = 0 |  | 798 | 820 | mV |
| EN Low Threshold Voltage | ENLT |  | 640 | 665 |  | mV |
| EN Pull Up Current | IEN_UP | $\mathrm{EN}=0 \mathrm{~V}$ |  | 5 |  | $\mu \mathrm{A}$ |
| EN Pull Down Current | IEN_DN | $\mathrm{EN}=\mathrm{VCC}$ |  | 5 |  | $\mu \mathrm{A}$ |

${ }^{1}{ }^{2} \mathrm{C}$ Interface

| Voltage Threshold | I2CVTH |  | 0.95 | 1 | 1.05 | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Propagation Delay | I2CPD | (Note 4) |  | 25 |  | ns |
| Communication Speed | I2CSP |  |  |  | 1 | MHz |

THERMAL SHUTDOWN

| Thermal Shutdown Threshold | TSD | (Note 4) |  | 151 |  | ${ }^{\circ} \mathrm{C}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal Shutdown Hysteresis | TSDHYS | (Note 4) |  | 28 |  | ${ }^{\circ} \mathrm{C}$ |

PDRV

| PDRV Operating Range |  |  | 0 |  | 28 | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| PDRV Leakage Current | PDRV_IDS | FET OFF, VPDRV $=28 \mathrm{~V}$ |  | 180 |  | nA |
| PDRV Saturation Voltage | PDRV_VDS | ISNK $=10 \mathrm{~mA}$ |  | 0.20 |  | V |

INTERNAL ADC

| Range | ADCRN | (Note 4) | 0 |  | 2.55 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB Value | ADCLSB | (Note 4) |  | 20 |  | mV |
| Error | ADCFE | (Note 4) |  | 1 |  | LSB |

4. Ensured by design. Not production tested.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## NCP81239, NCP81239A

## APPLICATION INFORMATION

## Dual Edge Current Mode Control

When dual edge current mode control is used, two voltage ramps are generated that are 180 degrees out of phase. The inductor current signal is added to the ramps to incorporate current mode control. In Figure 4, the COMP signal from the compensation output interacts with two triangle ramps to generate gate signals to the switches from S1 to S4. Two ramp signals cross twice at midpoint within a cycle. When COMP is above the midpoint, the system will operate at
boost mode with S1 always on and S2 always off, but S3 and S4 turning on alternatively in an active switching mode. When COMP is below the midpoint, the system will operation at buck mode, with S4 always on and S3 always off, but S1 and S2 turning on alternatively in an active switching mode. The controller can switch between buck and boost mode smoothly based on the COMP signal from peak current regulation.


Figure 4. Transitions for Dual Edge 4 Switch Buck Boost

## Feedback and Output Voltage Profile

The feedback of the converter output voltage is connected to the FB pin of the device through a resistor divider. Internally FB is connected to the inverting input of the internal transconductance error amplifier. The non-inverting input of the gm amplifier is connected to the internal reference. The internal reference voltage is by default 0.5 V . Therefore a $10: 1$ resistor divider from the converter output to the FB will set the output voltage to 5 V in default. The reference voltage can be adjusted with 10 mV (default) or 5 mV steps from 0.1 V to 2.55 V through
the voltage profile register $(01 \mathrm{H})$, which makes the continuous output voltage profile possible through an external resistor divider. For example, by default, if the external resistor divider has a 10:1 ratio, the output voltage profile will be able to vary from 1 V to 25.5 V with 100 mV steps.

It is recommended to avoid using output voltage profile below 0.1 V . When 0 V output is needed, one can disable NCP81239 by pulling EN pin low with external circuit or use software to write EN registers (00h) through I2C. Setting output voltage profile to 0 via I2C is not recommended.

Table 5. VOLTAGE PROFILE REGISTER SETTINGS

| dac_target (01h) |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit_8 | bit_7 | bit_6 | bit_5 | bit_4 | bit_3 | bit_2 | bit_1 | Voltage <br> Profile <br> Hex Value | dac_target_Isb <br> (03h, bit 4) | Reference <br> Voltage <br> (mV) |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 H | 0 | Reserved |
| $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | $09 H$ | 1 | Reserved |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $0 A H$ | 0 | 100 |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $0 A H$ | 1 | 105 |
| $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | $32 H$ | 0 | 500 (Default) |
| $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | C8H | 0 | 2000 |
| $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | FFH | 0 | 2550 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | FFH | 1 | 2555 |

## Transconductance Voltage Error Amplifier

To maintain loop stability under a large change in capacitance, the NCP81239 can change the gm of the internal transconductance error amplifier from $87 \mu \mathrm{~S}$ to
$1000 \mu \mathrm{~S}$ allowing the DC gain of the system to be increased more than a decade triggered by the adding and removal of the bulk capacitance or in response to another user input. The default transconductance is $500 \mu \mathrm{~S}$.

Table 6. AVAILABLE TRANSCONDUCTANCE SETTING

| AMP_2 | AMP_1 | AMP_0 | Amplifier GM Value ( $\boldsymbol{\mu} \mathbf{S}$ ) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 87 |
| 0 | 0 | 1 | 100 |
| 0 | 1 | 0 | 117 |
| 0 | 1 | 1 | 333 |
| 1 | 0 | 0 | 400 |
| 1 | 0 | 1 | 500 |
| 1 | 1 | 0 | 667 |
| 1 | 1 | 1 | 1000 |

## Programmable Slew Rate

The slew rate of the NCP81239 is controlled via the $\mathrm{I}^{2} \mathrm{C}$ registers with the default slew rate set to $0.6 \mathrm{mV} / \mu \mathrm{s}$ ( $\mathrm{FB}=0.1 \mathrm{~V} 2$, assume the resistor divider ratio is $10: 1$ ) which is the slowest allowable rate change. The slew rate is
used when the output voltage starts from 0 V to a user selected profile level, changing from one profile to another, or when the output voltage is dynamically changed. The output voltage is divided by a factor of the external resistor divider and connected to FB pin. The 9 Bit DAC is used to

## NCP81239, NCP81239A

increase the reference voltage in 10 or 5 mV increments. The slew rate is decreased by using a slower clock that results in a longer time between voltage steps, and conversely increases by using a faster clock. The step monotonicity depends on the bandwidth of the converter where a low bandwidth will result in a slower slew rate than
the selected value. The available slew rates are shown in Table 6 . The selected slew rate is maintained unless the current limit is tripped; in which case the increased voltage will be governed by the positive current limit until the output voltage falls or the fault is cleared.


Figure 5. Slew Rate Limiting Block Diagram and Waveforms

Table 7. SLEW RATE SELECTION

| Slew Bits | Soft Start or Voltage Transition <br> (FB $=\mathbf{0 . 1}$ *V2) |
| :---: | :---: |
| Slew_0 | $0.6 \mathrm{mV} / \mu \mathrm{s}$ |
| Slew_1 | $1.2 \mathrm{mV} / \mu \mathrm{s}$ |
| Slew_2 | $2.4 \mathrm{mV} / \mu \mathrm{s}$ |
| Slew_3 | $4.8 \mathrm{mV} / \mu \mathrm{s}$ |

The discharge slew rate is accomplished in much the same way as the charging except the reference voltage is decreased rather than increased. The slew rate is maintained unless the negative current limit is reached. If the negative current limit is reached, the output voltage is decreased at the maximum rate allowed by the current limit (see the negative current limit section).

## Soft Start

During a 0 V soft start, standard converters can start in synchronous mode and have a monotonic rising of output
voltage. If a prebias exists on the output and the converter starts in synchronous mode, the prebias voltage could be discharged. The NCP81239 controller ensures that if a prebias (lower than the input) is detected, the soft start is completed in a non-synchronous mode to prevent the output from discharging. During softstart, the output rising slew rate will follow the slew rate register with default value set to $0.6 \mathrm{mV} / \mu \mathrm{s}\left(\mathrm{FB}=0.1^{*} \mathrm{~V} 2\right)$.
It takes at least 3.3 ms for the digital core to reset all the registers, so it is recommended not to restart a soft start until at least 3.3 ms after the output voltage ramp down to steady state.

## Frequency Programming

The switching frequency of the NCP81239 can be programmed from 150 kHz to 1.2 MHz via the $\mathrm{I}^{2} \mathrm{C}$ interface. The default switching frequency is set to 600 kHz . The switching frequency can be changed on the fly. However, it is a good practice to disable the part and then program to a different frequency to avoid transition glitches at large load current.

Table 8. FREQUENCY PROGRAMMING TABLE

| Name | Bit | Definition | Description |
| :---: | :---: | :---: | :---: |
| Freq1 | 03H [2:0] | Frequency Setting | 3 Bits that Control the Switching Frequency from 150 kHz to 1 MHz . $\begin{aligned} & 000: 600 \mathrm{kHz} \\ & \text { 001: } 150 \mathrm{kHz} \\ & \text { 010: } 300 \mathrm{kHz} \\ & \text { 011: } 450 \mathrm{kHz} \\ & \text { 100: } 750 \mathrm{kHz} \\ & \text { 101: } 900 \mathrm{kHz} \\ & \text { 110: } 1.2 \mathrm{MHz} \\ & \text { 111: Reserved } \end{aligned}$ |

## Current Sense Amplifiers

Internal precision differential amplifiers measure the potential between the terminal CSP1 and CSN1 or CSP2 and CSN2. Current flows from the input V1 to the output in a buck boost design. Current flowing from V1 through the switches to the inductor passes through $\mathrm{R}_{\text {SENSE }}$. The external sense resistor, R RENSE, has a significant effect on the function of current sensing and limiting systems and must be chosen with care. First, the power dissipation in the resistor should be considered. The system load current will cause both heat and voltage loss in $\mathrm{R}_{\text {SENSE }}$. The power loss and voltage drop drive the designer to make the sense resistor as small as possible while still providing the input dynamic range required by the measurement. Note that input dynamic range is the difference between the maximum input signal and the minimum accurately measured signal, and is limited primarily by input DC offset of the internal
amplifier. In addition, $\mathrm{R}_{\text {SENSE }}$ must be small enough that $V_{\text {SENSE }}$ does not exceed the maximum input voltage 100 mV , even under peak load conditions.
The potential difference between CSPx and CSNx is level shifted from the high voltage domain to the low voltage VCC domain where the signal is split into two paths.
The first path, or external path, allows the end user to observe the analog or digital output of the high side current sense. The external path gain is set by the end user allowing the designer to control the observable voltage level. The voltage at CS1 or CS2 can be converted to 7 bits by the ADC and stored in the internal registers which are accessed through the $\mathrm{I}^{2} \mathrm{C}$ interface.

The second path, or internal path, has internally set gain of 10 and allows cycle by cycle precise limiting of positive and negative peak input current limits.


Figure 6. Block Diagram and Typical Connection for Current Sense

## Positive Current Limit Internal Path

The NCP81239 has a pulse by pulse current limiting function activated when a positive current limit triggers. CSP1/CSN1 will be the positive current limit sense channel.

When a positive current limit is triggered, the current pulse is truncated. In both buck mode and in boost mode the S1 switch is turned off to limit the energy during an over current event. The current limit is reset every switching cycle and waits for the next positive current limit trigger. In this way, current is limited on a pulse by pulse basis. Pulse by pulse current limiting is advantageous for limiting energy into a load in over current situations but are not up to the task of limiting energy into a low impedance short. To address the
low impedance short, the NCP81239 does pulse by pulse current limiting for 2 ms known as Ilim timeout, the controller will enter into fast stop. The NCP81239 remains in fast stop state with all switches driven off for 10 ms . Once the 10 ms has expired, the part is allowed to soft start to the previously programmed voltage and current level if the short circuit condition is cleared.

The internal current limits can be controlled via the $\mathrm{I}^{2} \mathrm{C}$ interface as shown in Table 9.

After extended time of OCP, the controller may shutdown and go to latched up mode. Resetting the input voltage (V1) will clear this fault.

Table 9. INTERNAL PEAK CURRENT LIMIT

| CLIN_1 | CLIN_0 | CSP2-CSN2 (mV) | Current at RSENSE $=\mathbf{5} \mathbf{~ m} \boldsymbol{\Omega}(\mathbf{A})$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | -40 (Default) | -8 |
| 0 | 1 | -25 | -5 |
| 1 | 0 | -15 | -3 |
| 1 | 1 | 0 | 0 |
| CLIP_1 | CLIP_0 | CSP1-CSN1 (mV) | Current at RSENSE $=\mathbf{5} \mathbf{~ m ~} \boldsymbol{( A )}$ |
| 0 | 0 | 38 (Default) | 7.6 |
| 0 | 1 | 23 | 4.6 |
| 1 | 0 | 11 | 2.2 |
| 1 | 1 | 70 | 14 |

## Negative Current Limit Internal Path

Negative current limit can be activated in a few instances, including light load synchronous operation, heavy load to light load transition, output overvoltage, and high output voltage to lower output voltage transitions. CSP2/CSN2 will be the negative current limit sense channel.

During light load synchronous operation, or heavy load to light load transitions the negative current limit can be triggered during normal operation. When the sensed current exceeds the negative current limit, the S 4 switch is shut off preventing the discharge of the output voltage both in buck mode and in boost mode if the output is in the power good range. Both in boost mode and in buck mode when a negative current is sensed, the S 4 switch is turned off for the remainder of either the S 4 or S 2 switching cycle and is turned on again at the appropriate time. In buck mode, S 4 is turned off at the negative current limit transition and turned on again as soon as the S2 on switch cycle ends. In boost mode, the S 4 switch is the rectifying switch and upon negative current limit the switch will shut off for the remainder of its switching cycle. The internal negative current limits can be controlled via the $I^{2} \mathrm{C}$ interface as shown in Table 9.

## External Path (CS1, CS2, CLIND)

The voltage drop across the sense resistors as a result of the load can be observed on the CS1 and CS2 pins. Both CS1, CS2 can be monitored with a high impedance input. The voltage drop is converted into a current by a transconductance amplifier with a typical GM of 5 mS . The final gain of the output is determined by the end users
selection of the $\mathrm{R}_{\mathrm{CS}}$ resistors. The output voltage of the CS pin can be calculated from Equation 1. The user must be careful to keep the dynamic range below 2.56 V when considering the maximum short circuit current.
$\mathrm{V}_{\text {CS }}=\left(\mathrm{I}_{\text {AVERAGE }} * R_{\text {SENSE }} *\right.$ Trans $) * R_{\text {CS }}<2.56 \mathrm{~V}$
$\Rightarrow R_{\text {CS }}=\frac{\mathrm{V}_{\text {CS }}}{\mathrm{I}_{\text {AVERAGE }} * R_{\text {SENSE }} * \text { Trans }}<\frac{2.56 \mathrm{~V}}{\mathrm{I}_{\text {MAX }} * \mathrm{R}_{\text {SENSE }} * \text { Trans }}$
The speed and accuracy of the dual amplifier stage allows the reconstruction of the input and output current signal, creating the ability to limit the peak current. If the user would like to limit the mean DC current of the switch, a capacitor can be placed in parallel with the $\mathrm{R}_{\mathrm{CS}}$ resistors. CS1, CS2 can be monitored with a high impedance input. An external series resistor can be added for additional filtering.
CS1, CS2 voltages are connected internally to 2 high speed low offset comparators. The comparators output can be used to suspend operation until reset or restart of the part depending on $\mathrm{I}^{2} \mathrm{C}$ configuration. When the external CLIND flag is triggered, it indicates that one of the internal comparators has exceeded the preset limit (CSx_LIM). The default comparator setting is 250 mV which is a limit of 500 mA with a current sense resistor of $5 \mathrm{~m} \Omega$ and an $\mathrm{R}_{\mathrm{CS}}$ resistor of $20 \mathrm{k} \Omega$.

CLIND may misbehave when EN toggles. It is because the internal analog circuit is not fully functional when EN is just asserted. One solution is to force the CLIND low during EN is low and release CLIND after certain time after EN goes high.

Table 10. REGISTER SETTING FOR THE CLIM COMPARATORS

| CLIMx_1 | CLIMx_0 | CSx_LIM (V) | $\begin{aligned} & \text { Current at } R_{\text {SENSE }}=5 \mathrm{~m} \Omega \\ & \mathbf{R}_{\mathrm{CSX}}=20 \mathrm{k} \Omega(\mathrm{~A}) \end{aligned}$ | $\begin{aligned} & \text { Current at } R_{\text {SENSE }}=5 \mathrm{~m} \Omega \\ & R_{\text {CSX }}=10 \mathrm{k} \Omega(\mathrm{~A}) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0.25 | . 5 | 1 |
| 0 | 1 | 0.75 | 1.5 | 3 |
| 1 | 0 | 1.5 | 3 | 6 |
| 1 | 1 | 2.5 | 5 | 10 |

## Overvoltage Protection (OVP)

When the divided output voltage is $120 \%$ (typical) above the internal reference voltage for greater than one switching cycle, an OV fault is set. During an overvoltage fault, S 1 is driven off, S2 is driven on, and S3 and S4 are modulated to discharge the output while preventing the inductor current from going beyond the $\mathrm{I}^{2} \mathrm{C}$ programmed negative current limit.


Figure 7. Diagram for OV Protection
During overvoltage fault detection the switching frequency changes from its $\mathrm{I}^{2} \mathrm{C}$ set value to 50 kHz to reduce the power dissipation in the switches and prevent the inductor from saturating. OVP is disabled during voltage changes to ensure voltage changes and glitches during slewing are not falsely reported as faults. The OV faults are reengaged 1 ms after completion of the soft start.

When the output voltage profile is set below 100 mV , it is easy to trigger OVP falsely. So it is better for one to avoid using output voltage profile under 100 mV . When 0 V output voltage is needed, one can pull EN pin low with external circuit or write to EN registers ( 00 h ) through $\mathrm{I}^{2} \mathrm{C}$ to disable NCP81239. Setting output voltage profile to 0 via $I^{2} \mathrm{C}$ is not recommended.


Figure 8. OV Block Diagram
Table 11. OVERVOLTAGE MASKING

| OV_MSK | Description |
| :---: | :--- |
| 0 | OV Action and Indication Unmasked |
| 1 | OV Action and Indication Masked |

## Power Good Monitor (PG)

NCP81239 provides two window comparators to monitor the internal feedback voltage. The target voltage window is $\pm 5 \%$ of the reference voltage (typical). Once the feedback voltage is within the power good window, a power good indication is asserted once a 3.3 ms timer has expired. If the feedback voltage falls outside a $\pm 7.5 \%$ window for greater
than 1 switching cycle, the power good register is reset. Power good is indicated on the INT pin if the $\mathrm{I}^{2} \mathrm{C}$ register is set to display the PG state. During startup, INT is set until the feedback voltage is within the specified range for 3.3 ms .


Figure 9. PG Block Diagram


Figure 10. PG Diagram

Table 12. POWER GOOD MASKING

| PG_MSK | Description |
| :---: | :--- |
| 0 | PG Action and Indication Unmasked |
| 1 | PG Action and Indication Masked |

## Thermal Shutdown

The NCP81239 protects itself from overheating with an internal thermal shutdown circuit. If the junction temperature exceeds the thermal shutdown threshold (typically $150^{\circ} \mathrm{C}$ ), all MOSFETs will be driven to the off state, and the part will wait until the temperature decreases to an acceptable level. The fault will be reported to the fault register and the INT flag will be set unless it is masked. When the junction temperature drops below $125^{\circ} \mathrm{C}$ (typical), the part will discharge the output voltage to Vsafe 0 V .

## CFET Turn On

The CFET is used to engage the output bulk capacitance after successful negotiations between a consumer and a provider. The USB Power Delivery Specification requires that no more than $30 \mu \mathrm{~F}$ of capacitance be present on the VBUS rail when sinking power. Once the consumer and

## NCP81239, NCP81239A

provider have completed a power role swap, a larger capacitance can be added to the output rail to accommodate a higher power level. The bulk capacitance must be added in such a way as to minimize current draw and reduce the voltage perturbation of the bus voltage. The NCP81239 incorporates a right drive circuit that regulates current into the gate of the MOSFET such that the MOSFET turns on slowly reducing the drain to source resistance gradually.

Once the transition from high to low has occurred in a controlled way, a strong pulldown driver is used to ensure normal operation does not turn on the power N-MOSFET engaging the bulk capacitance. The CFET must be activated through the $\mathrm{I}^{2} \mathrm{C}$ interface where it can be engaged and disengaged. The default state is to have the CFET disengaged.


Figure 11. CFET Drive
Table 13. CFET ACTIVATION TABLE

| CFET_0 | Description |
| :---: | :--- |
| 0 | CFET Pin Pulldown |
| 1 | CFET Pin Pull Up |

## PFET Drive

The PMOS drive is an open drain output used to control the turn on and turn off of PMOSFET switches at a floating potential. The external PMOS can be used as a cutoff switch, enable for an auxiliary power supply, or a bypass switch for a power supply. The RDSon of the pulldown NMOSFET is typically $20 \Omega$ allowing the user to quickly turn on large PMOSFET power channels.


Figure 12. PFET Drive

Table 14. PFET ACTIVATION TABLE

| PFET_DRV | Description |
| :---: | :--- |
| 0 | NFET OFF (Default) |
| 1 | NFET ON |

## NCP81239, NCP81239A

## Analog to Digital Converter

The analog to digital converter is a 7 -bit $\mathrm{A} / \mathrm{D}$ which can be used as an event recorder, an input voltage sampler, output voltage sampler, input current sampler, or output current sampler. The converter digitizes real time data during the sample period. The internal precision reference is used to provide the full range voltage; in the case of V1(input voltage), or FB (with 10:1 external resistor divider) the full range is 0 V to 25.5 V . The V 1 is internally divided down by 10 before it is digitized by the ADC, thus the range of the measurement is $0 \mathrm{~V}-2.55 \mathrm{~V}$, same as FB . The resolution of the V 1 and FB voltage is 20 mV at the analog mux, but since
the voltage is divided by 10 output voltage resolution will be 200 mV . When CS1 and CS2 are sampled, the range is 0 $\mathrm{V}-2.55 \mathrm{~V}$. The resolution will be 20 mV in the CS monitoring case. The actual current can be calculated by dividing the CS1 or CS2 values with the factor of Rsense $\times$ $5 \mathrm{mS} \times \mathrm{R}_{\mathrm{CS} 1 / 2}$, the total gain from the current input to the external current monitoring outputs.

The ADC trigger register is called amux_trigger in the register map. It is recommended to set this register before enabling the controller. If a change on the fly is necessary, it is recommended to reset to 0 first before setting to a new value.


Figure 13. Analog to Digital Converter
Table 15. ADC BYTE

|  | MSB | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Table 16. REGISTER SETTING FOR ENABLING DESIRED ADC BEHAVIOR

| ADC_1 | ADC_0 |  |
| :---: | :---: | :--- |
| 0 | 0 | Set Amux to VFB |
| 0 | 1 | Sess Amux to V1 |
| 1 | 0 | Set Amux to CS2 |
| 1 | 1 | Set Amux to CS1 |

Table 17. REGISTER SETTING FOR ADC TRIGGER MANNER

| ADC Trigger |  |
| :---: | :--- |
| 00 | Trigger a 1xread by a fault condition (Default) |
| 01 | Trigger a 1xread |
| 10 | Trigger a continuous read |

## NCP81239, NCP81239A

## Interrupt Control

The interrupt controller continuously monitors internal interrupt sources, generating an interrupt signal when a system status change is detected. Individual bits generating interrupts will be set to 1 in the INTACK register ( $\mathrm{I}^{2} \mathrm{C}$ read only registers), indicating the interrupt source. All interrupt sources can be masked by writing 1 in register INTMSK. Masked sources will never generate an interrupt request on the INT pin. The INT pin is an open drain output. A non-masked interrupt request will result in the INT pin being driven high. Figure 14 illustrates the interrupt process.

The interrupt source registers $(14 h, 15 h)$ always read 0 when any interrupt happens. The solution is to first keep Int_mask_XXX registers (09h) low by default. INT can toggle after any fault happens. Then set int_mask_XXX registers to high, it will flag the corresponding interrupt source registers if the fault is still there. Now the interrupt source registers can be read. In the end, set int_mask_XXX registers to low again after reading interrupt status registers.


Figure 14. Interrupt Logic

Table 18. INTERPRETATION TABLE

| Interrupt Name | Description |
| :---: | :--- |
| OV | Output Over Voltage |
| Shutdown | Shutdown Detection (EN=low) |
| TEMP | IC Thermal Trip |
| PG | Power Good Trip Thresholds Exceeded |
| INTOCP | Internal Current Limit Trip |
| EXTOC | External Current Trip from CLIND |
| VCHN | Output Negative Voltage Change |
| INTACK | I2C ACK signal to the host |

## $\mathbf{I}^{2} \mathrm{C}$ Address

NCP81239 and NCP81239A are functionally same but have different factory $\mathrm{I}^{2} \mathrm{C}$ addresses. NCP81239 address is set to 74h, NCP81239A is set to 75h.

Table 19. $I^{2} \mathrm{C}$ ADDRESS

| $\mathbf{I}^{2} \mathbf{C}$ Address | Hex | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NCP81239 | $0 \times 74$ | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| NCP81239A | $0 \times 75$ | 1 | 1 | 1 | 0 | 1 | 0 | 1 |

## $\mathbf{I}^{2} \mathrm{C}$ Interface

The $\mathrm{I}^{2} \mathrm{C}$ interface can support 5 V TTL, LVTTL, 2.5 V and 1.8 V interfaces with two precision SCL and SDA comparators with 1 V thresholds shown in Figure 15. The part cannot support 5 V CMOS levels as there can be some ambiguity in voltage levels.

## $1^{2}$ C Compatible Interface

The NCP81239 can support a subset of $\mathrm{I}^{2} \mathrm{C}$ protocol as detailed below. The NCP81239 communicates with the
external processor by means of a serial link using a 400 kHz up to $1.2 \mathrm{MHz} \mathrm{I}{ }^{2} \mathrm{C}$ two-wire interface protocol. The $\mathrm{I}^{2} \mathrm{C}$ interface provided is fully compatible with the Standard, Fast, and High-Speed I ${ }^{2}$ C modes. The NCP81239 is not intended to operate as a master controller; it is under the control of the main controller (master device), which controls the clock (pin SCL) and the read or write operations through SDA. The $\mathrm{I}^{2} \mathrm{C}$ bus is an addressable interface (7-bit addressing only) featuring two Read/Write addresses.


Figure 15. $I^{2} \mathrm{C}$ Thresholds and Comparator Thresholds

## I2C Communication Description

The first byte transmitted is the chip address (with the LSB bit set to 1 for a Read operation, or set to 0 for a Write operation). Following the 1 or 0 , the data will be:

- In case of a Write operation, the register address (@REG) pointing to the register for which it will be written is followed by the data that will written in that location. The writing process is auto-incremental, so
the first data will be written in @REG, the contents of $@$ REG are incremented, and the next data byte is placed in the location pointed to @REG + 1..., etc.
- In case of a Read operation, the NCP81239 will output the data from the last register that has been accessed by the last write operation. Like the writing process, the reading process is auto-incremental.


## From MCU to NCP81239

From NCP81239 to MCU

| Start | IC ADDRESS | 1 | ACK | DATA 1 | ACK $\ldots \ldots . . . . . . . . . . . . . . . . . . . ~$ | Data $n$ | IACK | STOP | READ OUT <br> FROM PART |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |



Figure 16. General Protocol Description

## NCP81239, NCP81239A

## Read Out from Part

The master will first make a "Pseudo Write" transaction with no data to set the internal address register. Then, a stop
then start or a repeated start will initiate the Read transaction from the register address the initial Write transaction was pointed to:


Figure 18. Write Followed by Read Transaction

## Write In Part

Write operation will be achieved by only one transaction. After the chip address, the MCU first data will be the internal
register desired to access, the following data will be the data written in REG, REG + 1, REG + 2, ... REG + (n-1).


Figure 19. Write in n Registers

## $I^{2} \mathrm{C}$ Communication Considerations

- It takes at least 3.3 ms for the digital core to reset all the registers, so it is recommended not to change the register value until at least 3.3 ms after the output voltage finish ramping to a steady state.
- It is recommended to avoid setting reference voltage profile below 0.1 V . When 0 V output is needed, it is recommended to ramp down the output by pulling EN pin low with external circuit or by I2C communication in the firmware. Setting output voltage profile to 0 via I2C is not recommended.
- CLIND may misbehave when VCC is setting up and when EN toggles. It is because the internal analog circuit is not fully functional when VCC or EN is just asserted, and CLIND is not intentionally pulled low before the controller's internal analog circuit get fully functional or fully shutdown. External circuit can be added to force the CLIND low when EN is low and release CLIND after certain time after EN goes high. The PD controller can also be used to ignore the CLIND when EN is low or just asserted and only monitor CLIND when EN is high.

Table 20. I2C REGISTER MAP BIT DETAIL

|  | ADDR (Hex) | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 00h | - | - | - | - | en_int | en_mask | en_pup | en_pol |
|  | 01h | dac_target |  |  |  |  |  |  |  |
|  | 02h | - | - | - | - | - | - | slew_rate |  |
|  | 03h | - | - | - | dac_target_lsb | - | pwm_frequency |  |  |
|  | 04h | - | - | cs2_dchrg | cs1_dchrg | - | dead_battery_en | cfet | pfet |
|  | 05h | - | - | ocp_dim_neg |  | - | - | ocp_clim_pos |  |
|  | 06h | - |  |  |  | cs2_clind |  | cs1_clind |  |
|  | 07h | gm_amp_config | hi_gm_amp_setting |  |  | gm_manual |  | _gm_amp_setting |  |
|  | 08h | - | - | dis_adc | amux_sel |  |  | amux_trigger |  |
|  | 09h | int_mask_i2c_ack | int_mask_vchn | - | int_mask_tsd | int_mask_pg | int_mask_ocp_p | int_mask_ov | int_mask_clind |
|  | OAh | - | - | - | - | - | - | - | int_mask_shutdown |
| - | OB .. OFh |  |  |  |  |  |  |  |  |
|  | 10h | - | vfb |  |  |  |  |  |  |
|  | 11h | - | vin |  |  |  |  |  |  |
|  | 12h | - | cs2 |  |  |  |  |  |  |
|  | 13h | - | cs1 |  |  |  |  |  |  |
|  | 14h | i2c_ack | vchn | - | tsd | pg_int | ocp_p | ov | ext_clind_ocp |
|  | 15h | - | - | - | - | - | - | - | shut_down |

## DESIGN CONSIDERATIONS

## dv/dt Induced False Turn On

In synchronous buck converters, there is a well-known phenomenon called "low side false turn-on," or "dv/dt induced turn on", which can be potentially dangerous for the switch itself and the reliability of the entire converter. The


4-switch buck-boost converter is not exempt from this issue. To make things worse, errors are made when designers simply copy the circuit parameters of a buck converter directly to the boost phase of the 4 -switch buck-boost converter.


Figure 20. dv/dt Induced False Turn-on Equivalent Circuit of a 4-switch Buck-boost Converter

Figure 20 shows false turn on equivalent circuit of the buck phase and the boost phase at the moment a positive $\mathrm{dv} / \mathrm{dt}$ transition appears across the drain-to-source junction. The detailed analysis of this phenomenon can be found in Gate Driver Design Considerations for 4-Switch Buck-Boost Converters.

## Select the Switching Power MOSFET

The MOSFETs used in the power stage of the converter should have a maximum drain-to-source voltage rating that exceeds the sum of steady state maximum drain-to-source voltage and the turn-off voltage spike with a considerable margin ( $20 \% \sim 50 \%$ ).

When selecting the switching power MOSFET, the MOSFET gate capacitance should be considered carefully to avoid overloading the 5 V LDO. For one MOSFET, the allowed maximum total gate charge $\mathrm{Q}_{\mathrm{g}}$ can be estimated by Equation 2:

$$
\begin{equation*}
\mathrm{Q}_{\mathrm{g}}=\frac{\mathrm{I}_{\text {driver }}}{\mathrm{f}_{\mathrm{sw}}} \tag{eq.2}
\end{equation*}
$$

where $\mathrm{I}_{\text {driver }}$ is the gate drive current and $\mathrm{f}_{\text {sw }}$ is the switching frequency.

It is recommended to select the MOSFETs with smaller than 3 nF input capacitance ( $\mathrm{C}_{\mathrm{iss}}$ ). The gate threshold voltage should be higher than 1.0 V due to the internal adaptive non-overlap gate driver circuit.

In order to prevent dv/dt induced turn-on, the criteria for selecting a rectifying switch is based on the $\mathrm{Q}_{\mathrm{gd}} / \mathrm{Q}_{\mathrm{gs}(\text { (th })}$ ratio. $\mathrm{Q}_{\mathrm{gs}(\mathrm{th})}$ is the gate-to-source charge before the gate voltage reaches the threshold voltage. Lowering $\mathrm{C}_{\mathrm{gd}}$ will reduce $\mathrm{dv} / \mathrm{dt}$ induced voltage magnitude. Moreover, it also depends
on $\mathrm{dt} / \mathrm{C}_{\mathrm{gs}}, \mathrm{V}_{\mathrm{ds}}$ and threshold voltage $\mathrm{V}_{\mathrm{th}}$. One way of interpreting the $\mathrm{dv} / \mathrm{dt}$ induced turn-on problem is when $\mathrm{V}_{\mathrm{ds}}$ reaches the input voltage, the Miller charge should be smaller than the total charge on $\mathrm{C}_{\mathrm{gs}}$ at the $\mathrm{V}_{\text {th }}$ level, so that the rectifying switches will not be turned on. Then we will have the following relation:

$$
\begin{gather*}
\mathrm{V}_{\mathrm{gs}}=\frac{\mathrm{C}_{\mathrm{gd}}}{\mathrm{C}_{\mathrm{gd}}+\mathrm{C}_{\mathrm{gs}}} \times \mathrm{V}_{\mathrm{ds}}<\mathrm{V}_{\mathrm{gs}(\text { (h) })}  \tag{eq.3}\\
\mathrm{Q}_{\mathrm{gd}}<\mathrm{Q}_{\mathrm{GS}(\mathrm{th})} \tag{eq.4}
\end{gather*}
$$

We can simply use Equation 4 to evaluate the rectifying device's immunity to dv/dt induced turn on. Ideally, the charge $\mathrm{Q}_{\mathrm{gd}}$ should not be greater than $1.5 * \mathrm{Q}_{\mathrm{gs}(\text { th })}$ in order to leave enough margin.

## Select Gate Drive Resistors

To increase the converter's dv/dt immunity, the $\mathrm{dv} / \mathrm{dt}$ control is one approach which is usually related to the gate driver circuit. A first intuitive method is to use higher pull up resistance and gate resistance for the active switch. This would slow down the turn on of the active switch, effectively decreasing the dv/dt. Table 21 shows the recommended value for MOSFETs' gate resistors.

Table 21. RECOMMENDED VALUE for Gate Resistors

| Buck Phase |  | Boost Phase |  |
| :---: | :---: | :---: | :---: |
| HSG1 | $(3.3 \sim 5.1) \Omega$ | HSG2 | $0 \Omega$ |
| LSG1 | $0 \Omega$ | LSG2 | $(3.3 \sim 5.1) \Omega$ |

An alternative approach is to add an RC snubber circuit to the switching nodes $\mathrm{V}_{\mathrm{sw} 1}$ and $\mathrm{V}_{\mathrm{sw} 2}$. This is the most direct
way to reduce the $\mathrm{dv} / \mathrm{dt}$. The side effect of the above two methods are that losses would be increased because of slow switching speed.

## LAYOUT GUIDELINES

## Electrical Layout Considerations

Good electrical layout is a key to make sure proper operation, high efficiency, and noise reduction.

- Current Sensing: Run two dedicated trace with decent width in parallel (close to each other to minimize the loop area) from the two terminals of the input side or output side current sensing resistor to the IC. Place the common-mode RC filter components in general proximity of the controller.
Route the traces into the pads from the inside of the current sensing resistor. The drawing below shows how to rout the traces.

- Gate Driver: Run the high side gate, low side gate and switching node traces in a parallel fashion with decent width. Avoid any sensitive analog signal trace from crossing over or getting close. Recommend routing Vsw1/2 trace to high-side MOSFET source pin instead of copper pour area. The controller should be placed close to the switching MOSFETs gate terminals and keep the gate drive signal traces short for a clean MOSFET drive. It's OK to place the controller on the opposite side of the MOSFETs.
- I2C Communication: SDA and SCL pins are digital pins. Run SDA and SCL traces in parallel and reduce the loop area. Avoid any sensitive analog signal trace or noise source from crossing over or getting close.
- V1 Pin: Input for the internal LDO. Place a decoupling capacitor in general proximity of the controller. Run a dedicated trace from system input bus to the pin and do not route near the switching traces.
- VCC Decoupling: Place decoupling caps as close as possible to the controller VCC pin. Place the RC filter connecting with VDRV pin in general proximity of the controller. The filter resistor should be not higher than $10 \Omega$ to prevent large voltage drop.
- VDRV Decoupling: Place decoupling caps as close as possible to the controller VDRV pin.
- Input Decoupling: The device should be well decoupled by input capacitors and input loop area should be as small as possible to reduce parasitic inductance, input voltage spike, and noise emission. Usually, a small low-ESL MLCC is placed very close to the input port. Place these capacitors on the same PCB layer with the MOSFETs instead of on different layers and using vias to make the connection.
- Output Decoupling: The output capacitors should be as close as possible to the load.
- Switching Node: The converter's switching node should be a copper pour to carry the current, but compact because it is also a noise source of electrical and magnetic field radiation. Place the inductor and the switching MOSFETs on the same layer of the PCB.
- Bootstrap: The bootstrap cap and an option resistor need to be in general close to the controller and directly connected between pin BST1/2 and pin SW1/2 respectively.
- Ground: It would be good to have separated ground planes for PGND and AGND and connect the AGND planes to PGND through a dedicated net tie or $0 \Omega$ resistor.
- Voltage Sense: Route a "quiet" path for the input and output voltage sense. AGND could be used as a remote ground sense when differential sense is preferred.
- Compensation Network: The compensation network should be close to the controller. Keep FB trace short to minimize it capacitance to ground.


## Thermal Layout Considerations

Good thermal layout helps power dissipation and junction temperature reduction.

- The exposed pads must be well soldered on the board.
- A four or more layers PCB board with solid ground planes is preferred for better heat dissipation.
- More free vias are welcome to be around IC and underneath the exposed pads to connect the inner ground layers to reduce thermal impedance.
- Use large area copper pour to help thermal conduction and radiation.
- Do not put the inductor too close to the IC, thus the heat sources are distributed.



## QFN32 5x5, 0.5P <br> CASE 485CE ISSUE O

DATE 07 FEB 2012


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED

TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED


PAD AS WELL AS THE TERMINALS.


GENERIC
MARKING DIAGRAM*
*This information is generic. Please refer to device data sheet for actual part marking.
Pb-Free indicator, "G" or microdot " $\quad$ ", may or may not be present.

*For additional information on our $\mathrm{Pb}-F r e e$ strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER: | 98AON34336E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TDFN8, 2X3, 0.5P | PAGE 1 OF 1 |

[^0] rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Controllers category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
AZ7500EP-E1 NCP1218AD65R2G NCP1234AD100R2G NCP1244BD065R2G NCP1336ADR2G NCP6153MNTWG NCP81101BMNTXG
NCP81205MNTXG SJE6600 SMBV1061LT1G SG3845DM NCP4204MNTXG NCP6132AMNR2G NCP81102MNTXG
NCP81203MNTXG NCP81206MNTXG NX2155HCUPTR UBA2051C MAX8778ETJ+ NTBV30N20T4G NCP1240AD065R2G
NCP1240FD065R2G NCP1361BABAYSNT1G NTC6600NF NCP1230P100G NCP1612BDR2G NX2124CSTR SG2845M
NCP81101MNTXG TEA19362T/1J IFX81481ELV NCP81174NMNTXG NCP4308DMTTWG NCP4308DMNTWG NCP4308AMTTWG
NCP1251FSN65T1G NCP1246BLD065R2G NTE7154 NTE7242 LTC7852IUFD-1\#PBF LTC7852EUFD-1\#PBF MB39A136PFT-G-BNDERE1 NCP1256BSN100T1G LV5768V-A-TLM-E NCP1365BABCYDR2G NCP1365AABCYDR2G MCP1633T-E/MG NCV1397ADR2G NCP1246ALD065R2G AZ494AP-E1


[^0]:    ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

