ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

Hot Swap Smart Fuse

NCP81292

The NCP81292 is a 50 A, electronically re-settable, in-line fuses for use in 12 V, high current applications such as servers, storage and base stations. The NCP81292 offers a very low 0.65 m Ω integrated MOSFET to reduce solution size and minimize power loss. It also integrates a highly accurate current sensor for monitoring and overload protection.

Power Features

- Co-packaged Power Switch, Hotswap Controller and Current Sense
- Up to 50 A Continuous, 80 A Peak Output Current
- Vin Range: 4.5 V to 18 V
- 0.65 mΩ, no R_{SENSE} Required

Control Features

- Enable Input
- Optional Enable-controlled Output Pulldown when Disabled
- Programmable Soft-Start
- Programmable, Multi-level Current Limit

Reporting Features

- Accurate Analog Load Current Monitor
- Programmable Over Current Alert Output
- Analog Temperature Output
- Status Fault OK Output

Other Features

- 5 mm x 5 mm QFN32 Package
- Operating Temperature: -40°C to 125°C
- Can be Paralleled for Higher Current Applications
- Built-in Insertion Delay for Hotswap Applications
- Auto-Retry Mode for Following Protection Features
 - Current-limit after Delay
 - ◆ Fast Short-circuit Protection
 - ♦ Over-Temperature Shutdown
 - Excessive Soft-start Duration
- Internal Switch Fault Diagnostics
- Low-power Auxiliary Output Voltage



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM





NCP81292 = Specific Device Code


= Assembly Location

WL = Wafer Lot YY = Year WW = Work Week = Pb-Free Package

(may or may not be present)

(Note: Microdot may be in either location)

PINOUT



For more details see Figure 1.

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.




Figure 1. Pin Configuration

Table 1. DEVICE ORDERING INFORMATION

| Device | Package | Shipping [†] |
|---------------|---------|-----------------------|
| NCP81292MNTXG | QFN32 | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 2. Typical Application




Figure 3. Typical Application Diagram




Figure 4. Application Schematic - Parallel Fuse Operation with Controller

^{*}For parallel NCP81292 applications, a BAS16, or equivalent, diode is recommended at each GATE pin to limit the negative voltage/current during output fault conditions. Due to reverse leakage potential, a schottky diode should not be used.




Figure 5. Application Schematic - Single EFuse with Controller




Figure 6. Application Schematic - Stand-alone Single EFuse




Figure 7. Application Schematic - Stand-alone Parallel EFuse

^{*}For parallel NCP81292 applications, a BAS16, or equivalent, diode is recommended at each GATE pin to limit the negative voltage/current during output fault conditions. Due to reverse leakage potential, schottky diodes should not be used.




Figure 8. Block Diagram

Table 2. PIN DESCRIPTION

| Pin No. | Symbol | Description |
|---------|--------|--|
| 1 | NC4 | No electrical connection internally. May connect to any potential |
| 2 | NC5 | No electrical connection internally. May connect to any potential |
| 3 | D_OC | Overcurrent indicator output (open drain). Low indicates the NCP81292 is limiting current. The D_OC output does not report current limiting during soft–start. |
| 4 | ON | Enable input and output pulldown resistance control. |
| 5 | GOK | OK status indicator output (open drain). Low indicates that the NCP81292 was turned off by a fault. |
| 6 | NC1 | Test pin. Do not connect to this pin. Leave floating |
| 7 | VINF | Control circuit power supply input. Connect to VIN pins through an RC filter. (1 Ω / 0.1 μ F) |
| 8 | NC2 | Internal FET sense pin. Do not connect to this pin. Leave floating |
| 9 | VIN09 | Input of high current output switch |
| 10 | VIN10 | Input of high current output switch |
| 11 | VIN11 | Input of high current output switch |
| 12 | VIN12 | Input of high current output switch |
| 13 | VIN13 | Input of high current output switch |
| 14 | VIN14 | Input of high current output switch |
| 15 | VIN15 | Input of high current output switch |
| 16 | VIN16 | Input of high current output switch |
| 17 | GATE | Internal FET gate pin. Connect to the cathode of an anode grounded diode such as BAS16P2T5G. A 4.7 nF ceramic capacitor is reserved between this pin and GND for NCP81292 to mitigate the oscillation risk when small amount of output capacitance (< 100 μ F) or long input/output cable (large L _{IN} / L _{OUT}) happens. |
| 18 | VTEMP | Analog temperature monitor output. |
| 19 | SS | Soft Start time programming pin. Connect a capacitor to this pin to set the softstart time. |
| 20 | GND | Ground |
| 21 | VDD | Linear regulator output |
| 22 | IMON | Analog current monitor output |
| 23 | CS | Current sense feedback output (current). Scaling the voltage developed at this pin with a resistor to ground makes this also an input for several current limiting functions and overcurrent indicator D_OC. |
| 24 | CLREF | Current limit setpoint input for normal operation (after soft-start). |
| 25 | VOUT25 | Output of high current output switch |
| 26 | VOUT26 | Output of high current output switch |
| 27 | VOUT27 | Output of high current output switch |
| 28 | VOUT28 | Output of high current output switch |
| 29 | VOUT29 | Output of high current output switch |
| 30 | VOUT30 | Output of high current output switch |
| 31 | VOUT31 | Output of high current output switch |
| 32 | VOUT32 | Output of high current output switch |
| 33 | VIN33 | Input of high current output switch |

Table 3. MAXIMUM RATINGS

| | Symbol | Min | Max | Unit | |
|---|-----------------------------|-------------------------------------|-----------------------|-----------------------|----|
| Input Voltage Range | VOUT Enabled | V _{IN} , V _{INF} | -0.3 | 20 | V |
| (VINx, VINF pins) | VOUT Disabled (Note 2) | | -0.3 | 30 | V |
| Output Voltage Range (VOUTx pins) | | | -0.3 -1 (<500 ms) | 20 | V |
| VDD Pin Voltage Range | | V _{DD} | -0.3 | 6 | V |
| GATE Pin Voltage Range | | V _{GATE} | -0.3, -0.8 (<1 ms) | 30 | V |
| | | V _{GATE} -V _{OUT} | -20 | 20 | V |
| All Other Pins (Note 3) | | | -0.3 | V _{DD} + 0.3 | V |
| Operating Junction Temper | ature Range | T _J | -40 | 150 | °C |
| Storage Temperature Rang | е | T _{STG} | -55 | 150 | °C |
| Lead Soldering Temperatur | e, Reflow, Pb-Free (Note 4) | T _{SLD} | | 260 | °C |
| Electrostatic Discharge, Human Body Model (per EIA/JESD22–A114) | | ESD _{HBM} | | 3.0 | kV |
| Electrostatic Discharge, Charged Device Model (per EIA/JESD22–A115) | | ESD _{CDM} | | 2.0 | kV |
| Maximum Latch-Up Currer | nt Limit (per JESD78) | I _{LU} | | 100 | mA |
| Moisture Sensitivity Level | MSL | 3 | 3 | | |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. All signals referenced to GND unless noted otherwise.
- 2. Vout disable is the state of output OFF when internal FET has turned off by disable ON or FAULTs protection.
- 3. Pin ratings referenced to VDD apply with VDD at any voltage within the VDD Pin Voltage Range.
- 4. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

Table 4. THERMAL CHARACTERISTICS

| Rating | Symbol | Value | Unit |
|--|-----------------|-------|------|
| Thermal Resistance, Junction-to-Ambient (Note 5) | $R_{	heta JA}$ | 30 | °C/W |
| Thermal Resistance, Junction-to-Top-Case | $R_{	heta JCT}$ | 50 | °C/W |
| Thermal Resistance, Junction-to-Bottom-Case | $R_{	heta JCB}$ | 1.5 | °C/W |
| Thermal Resistance, Junction-to-Board (Note 6) | $R_{	heta JB}$ | 1.5 | °C/W |
| Thermal Resistance, Junction-to-Case (Note 7) | $R_{	heta JC}$ | 1.5 | °C/W |

- R_{θJA} is obtained by simulating the device mounted on a 500 mm², 1-oz Cu pad on a 80 mm x 80 mm, 1.6 mm thick 8-layer FR4 board.
 R_{θJB} value based on hottest board temperature within 1 mm of the package.
- 7. $R_{\theta JC} \approx R_{\theta JCT} /\!\!/ R_{\theta JCB}$ (Two-Resistor Compact Thermal Model, JESD15-3).

Table 5. RECOMMENDED OPERATING RANGES

| Parameter (Note 1) | Symbol | Min | Max | Unit |
|-------------------------------------|--------------------|-----|------|------|
| VIN, VINF Pin Voltage Range | | 4.5 | 18 | V |
| Maximum Continuous Output Current | I _{AVE} | | 50 | Α |
| Peak Output Current | I _{PEAK} | | 80 | Α |
| VDD Output Load Capacitance Range | C _{VDD} | 2.2 | 10 | μF |
| VTEMP Output Load Capacitance Range | C _{VTEMP} | 0.1 | | μF |
| Softstart Duration | T _{SS} | 10 | 100 | ms |
| CS Load Resistance Range | R _{CS} | 1.8 | 4 | kΩ |
| CLREF Voltage Range | V _{CLREF} | 0.2 | 1.55 | V |
| Operating Junction Temperature | T _{J(OP)} | -40 | 125 | °C |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 6. ELECTRICAL CHARACTERISTICS (VINx = VINF = 12.0 V, V_{ON} = 3.3 V, C_{VINF} = 0.1 μF, C_{VDD} = 4.7 μF, C_{VTEMP} = 0.1 μF, R_{VTEMP} = 1 kΩ, C_{SS} = 100 nF (unless specified otherwise) Min/Max values are valid for the temperature range −40°C ≤ T_J ≤ 125°C unless noted otherwise, and are guaranteed by design and characterization through statistical correlation.

| Parameter | Symbol | Test Conditions | Min | Тур | Max | Units |
|--------------------------------------|----------------------|--|------|------|------|-------|
| VINF INPUT | | | | | | |
| Quiescent Current | | V _{ON} > 1.4 V, no load | | 3.23 | 5.0 | mA |
| | | V _{ON} > 1.4 V, fault | | | 5.0 | mA |
| | | V _{ON} < 0.8 V | | 2.38 | 4.0 | mA |
| | | V _{ON} < 0.8 V, VINF = 16 V | | | 4.0 | mA |
| VDD REGULATOR | | | | | | |
| VDD Output Voltage | V _{DD_NL} | I _{VDD} = 0 mA, VINF = 6 V | 4.7 | 5.09 | 5.3 | V |
| VDD Load Capability | I _{DDLOAD} | VINF = 5.5 V | | | 30 | mA |
| VDD Current Limit | I _{DD_CL} | VINF = 12 V and VINF = 6 V | 50 | 70 | | mA |
| VDD Dropout Voltage | | I _{VDD} = 25 mA, VINF = 4.5 V | | 85 | 200 | mV |
| UVLO threshold – rising | V _{DD_UVR} | | 4.1 | 4.3 | 4.5 | ٧ |
| UVLO threshold – falling | V _{DD_UVF} | | 3.8 | 4.0 | 4.2 | ٧ |
| ON INPUT | | | | | | |
| Bias Current | I _{ON} | From pin into a 0 V or 1.5 V source | 4.0 | 5.0 | 6.0 | μΑ |
| Switch ON Threshold | V _{SWON} | | 1.33 | 1.4 | 1.47 | V |
| Switch OFF/ Pulldown Upper Threshold | V _{SWOFF} | | 1.13 | 1.2 | 1.27 | V |
| Pulldown Lower Threshold | V _{PDOFF} | | | 0.8 | | ٧ |
| Switch ON Delay Timer | t _{ON} | From ON transitioning above V _{SWON} to SS start | 0.6 | 1.0 | 2.5 | ms |
| Switch OFF Delay Time (Note 8) | t _{OFF} | From ON transitioning below V _{SWOFF} to GATE pulldown | | 1.7 | | μs |
| ON Current Source Clamp Voltage | V _{ON_CLMP} | Max pullup voltage of current source | 2.8 | 3.0 | | V |
| Load Pulldown Delay Timer | t _{PD_DEL} | From ON transitioning into the range between V _{SWOFF} and V _{PDOFF} | | 2.0 | | ms |
| Output Pulldown Resistance | R _{PD} | V _{OUT} = 12 V, PD mode = 1 | | 0.77 | | kΩ |
| SS PIN | • | | • | | | |
| Bias Current | I _{SS} | From pin into a 0 V or 1 V source | 4.62 | 5.15 | 5.62 | μΑ |
| Gain to VOUT | AV _{SS} | | 9.6 | 10 | 10.4 | V/V |
| SS Pulldown Voltage | V _{OL_SS} | 0.1 mA into pin during ON delay | | 22 | | mV |
| GOK OUTPUT | | | | | | |
| Output Low Voltage | V _{OL_GOK} | I _{GOK} = 1 mA | | | 0.1 | V |
| Off-state Leakage Current | I _{LK_GOK} | V _{GOK} = 5 V | | | 1.0 | μΑ |
| | • | | | | | |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

8. Guaranteed by design or characterization data. Not tested in production.

Table 6. ELECTRICAL CHARACTERISTICS (VINx = VINF = 12.0 V, V_{ON} = 3.3 V, C_{VINF} = 0.1 μF, C_{VDD} = 4.7 μF, C_{VTEMP} = 0.1 μF, R_{VTEMP} = 1 kΩ, C_{SS} = 100 nF (unless specified otherwise) Min/Max values are valid for the temperature range −40°C ≤ T_J ≤ 125°C unless noted otherwise, and are guaranteed by design and characterization through statistical correlation.

| Parameter | Symbol | Test Conditions | | Min | Тур | Max | Units |
|--|---|---|---|------|-----|------|---------------------|
| IMON/CS OUTPUT | | | | • | | | • |
| IMON or CS Current | I_{IMON}/I_{CS} $T_J = 0 \text{ to } 125^{\circ}\text{C}$ | | IOUT = 5 A (Note 8) | | 50 | | μА |
| (single EFuse) Based on 10 μA/A | | | IOUT = 10 A (Note 8) | | 100 | | μΑ |
| | | | IOUT = 25 A (Note 8) | | 250 | | μΑ |
| | | | IOUT = 50 A (Note 8) | | 500 | | μΑ |
| Accuracy (single EFuse) | | T _A = 25°C | IOUT = 8 A | -3 | | 3 | % |
| | | | IOUT > 8 A (Note 8) | -3 | | 3 | % |
| | | T _A = 0 to 85°C | IOUT ≥ 8 A (Note 8) | -5 | | 5 | % |
| IMON or CS Current Source Clamp Voltage | V _{IM_CLMP} / V _{CS_CLMP} | Max pullup voltage | e of current source | 2.8 | 3.0 | | V |
| CURRENT LIMIT & CLREF P | IN | | | | | | |
| Current Limit Voltage | V _{CL_TH} | If V _{CS} > VCL_TH current limiting regulation occurs via gate | | 95 | 98 | 101 | %V _{CLREF} |
| Current Limit Enact Offset Voltage | V _{ENACT} | 0.2 V < V _{CLREF} < 1.55 V | | -70 | -24 | 12 | mV |
| Current Limit Clamp Voltage | V _{CL_LO} | VOUT < 40% VIN, V _{CLREF} > 0.165 V 40% VIN < VOUT < 80% VIN V _{CLREF} > 0.55 V | | 135 | 152 | 165 | mV |
| | V _{CL_HI} | | | 480 | 504 | 520 | mV |
| Max Current Limit Reference Voltage | V _{CL_MX} | VOUT > 80% VIN, V _{CLREF} > 1.65 V | | 1.55 | 1.6 | 1.65 | V |
| Response Time (Note 8) | t _{CL_REG} | V _{CS} > V _{CLREF} curr | rent limiting time | | 200 | | μs |
| CLREF Bias Current | I _{CL} | From pin into a 1.2 | 2 V source | 9.6 | 10 | 10.4 | μΑ |
| CLREF Current Source Clamp Voltage | V _{CL_CLMP} | Max pullup voltage | of current source | 2.8 | 3.0 | | V |
| FET Turn-off Timer | t _{CL_LA} | Delay between current limit detection and FET turn-off (GOK = 0) | | | 250 | | μs |
| D_OC OUTPUT | | • | | | | | |
| Overcurrent Threshold | VOC_TH | If V _{CS} > VOC_TH, | If V _{CS} > VOC_TH, the D_OC pin pulls low | | 85 | 89 | %V _{CLREF} |
| Output Low Voltage | V _{OL_DOC} | I _{DOC} = 1 mA | | | | 0.1 | V |
| Off-state Leakage Current | I _{LK_DOC} | V _{DOC} = 5 V | | | | 1.0 | μΑ |
| De-bounce Time (Note 8) | | V _{CS} < limit until D_ | OC rising | | 3.0 | | μS |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{8.} Guaranteed by design or characterization data. Not tested in production.

Table 6. ELECTRICAL CHARACTERISTICS (VINx = VINF = 12.0 V, V_{ON} = 3.3 V, C_{VINF} = 0.1 μF, C_{VDD} = 4.7 μF, C_{VTEMP} = 0.1 μF, R_{VTEMP} = 1 kΩ, C_{SS} = 100 nF (unless specified otherwise) Min/Max values are valid for the temperature range −40°C ≤ T_J ≤ 125°C unless noted otherwise, and are guaranteed by design and characterization through statistical correlation.

| Parameter | Symbol | Test Conditions | Min | Тур | Max | Units |
|------------------------------------|------------------------|---|-----|------|-----|-------|
| SHORT CIRCUIT PROTECTI | ON | | | | • | |
| Current Threshold (Note 8) | I _{SC} | | | 100 | | Α |
| Response Time (Note 8) | t _{SC} | From I _{OUT} > I _{LIMSC} until gate pulldown | | 500 | | ns |
| VTEMP OUTPUT | | | | | | |
| Bias Voltage | V _{VTEMP25} | At 25°C | | 450 | | mV |
| Gain (Note 8) | A _V TEMP | $0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ | | 10 | | mV/°C |
| Load Capability (Note 8) | R _V TEMP | At 25°C | | 1 | | kΩ |
| Pulldown Current | I _V TEMP | At 25°C | | 50 | | μΑ |
| THERMAL SHUTDOWN | | | | | | |
| Temperature Shutdown (Note 8) | T _{TSD} | GOK pulls down | | 140 | | °C |
| OUTPUT SWITCH (FET) | • | | • | • | - | |
| On Resistance | R _{DSon} | T _J = 25°C, I _{OUT} = 8 A | | 0.65 | 1.0 | mΩ |
| Off-state leakage current | I _{DSoff} | VIN = 16 V, V _{ON} < 1.2 V, T _J = 25°C | | | 1.0 | μΑ |
| FAULT detection | | | | | | |
| V _{DS} Short Threshold | VDS_TH | Startup postponed if VOUT > VDS_TH at V _{ON} > V _{SWON} transition | | 88.8 | | %VIN |
| V _{DS} Short OK Threshold | VDS_OK | Startup resumed if VOUT < VDS_OK anytime after postponed | | 68.6 | | %VIN |
| V _{GD} Short Threshold | VDG_TH | Startup postponed if $V_G > VDG_TH$ at $V_{ON} > V_{SWON}$ transition | | 3.1 | | V |
| V _{GD} Short OK Threshold | VDG_OK | Startup resumed if V _G < VDG_OK anytime after postponed | | 3.0 | | V |
| V _G Low Threshold | VG_TH | Latch/Restart if V _{GD} < VG_TH after t _{SSF_END} or t _{GATE_FLT} | | 5.4 | | V |
| V _{OUT} Low Threshold | V _{OUTL_TH} | Latch/Restart if V _{OUT} < VOUTL_TH after tssF_END | | 90 | | %VIN |
| Gate Fault Timer (Note 8) | t _{GATE_FLT} | $\begin{array}{l} \text{Time from V}_{GD} < V_{G_TH} \text{ transition after} \\ t_{SSF_END} \text{ completed} \end{array}$ | | 200 | | ms |
| Startup Timer Failsafe (Note 8) | t _{SSF_END} | Time from V _{ON} > V _{SWON} transition, Max programmable softstart time | | 200 | | ms |
| AUTO-RETRY | ı | | | | | |
| Auto-Retry Delay | t _{DLY} RETRY | Delay from power-down to retry of startup | | 1000 | | ms |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

8. Guaranteed by design or characterization data. Not tested in production.

TYPICAL CHARACTERISTICS

Test Conditions: Vin = 12 V, Rcs = $2 \text{ k}\Omega$, Css = 200 nF, R_{CLREF} = $121 \text{ k}\Omega$, R_{IMON} = $2 \text{ k}\Omega$, T_{A} = 25°C , unless otherwise specified.





Figure 9. Ics vs. Load Current

Figure 10. Imon vs. Load Current






Figure 11. I_{IMON}/I_{CS} Accuracy vs. Load Current

Figure 12. Output Switch $R_{DS(on)}$ @ 22 A vs. Temperature




Figure 13. Vtemp vs. Temperature (no load)

TYPICAL CHARACTERISTICS

Test Conditions: Vin = 12 V, Rcs = 2 k Ω , Css = 200 nF, R_{CLREF} = 121 k Ω , R_{IMON} = 2 k Ω , T_A = 25°C, unless otherwise specified.




Figure 14. Output Switch Off-state Leakage vs. Temperature

Figure 15. Power Loss vs. Load Current

60




Figure 16. Internal FET's Safe Operating Area (SOA)




Figure 17. Single Pulse Power Rating (10 μs – 1000 s, Junction–to–Ambient, Note 4)




Figure 18. Single Pulse Power Rating (10 ms – 100 ms, Junction-to-Ambient, Note 4)

TYPICAL CHARACTERISTICS

Test Conditions: Vin = 12 V, Rcs = 2 k Ω , Css = 200 nF, R_{CLREF} = 121 k Ω , R_{IMON} = 2 k Ω , T_A = 25°C, unless otherwise specified.




Figure 19. Start Up by VIN (lout = 0 A)




Figure 20. Shut Down by VIN (lout = 0 A)




Figure 21. Start Up by VIN (lout = 15 A)




Figure 22. Shut Down by VIN (lout = 15 A)




Figure 23. Start Up by EN (lout = 0 A)





Figure 24. Shut Down by EN (lout = 0 A)

TYPICAL CHARACTERISTICS

Test Conditions: Vin = 12 V, Rcs = 2 k Ω , Css = 200 nF, R_{CLREF} = 121 k Ω , R_{IMON} = 2 k Ω , T_A = 25°C, unless otherwise specified.






Figure 27. Short Circuit during Normal Operation (lout = 0 A)

11 70.80 %




Figure 29. Short FET's Gate During Normal Operation (lout = 2.5 A)




Figure 26. Shut Down by EN (lout = 15 A)




Figure 28. Short Circuit during Normal Operation (lout = 50 A)






Figure 30. DOC Index for Current Limit during Normal Operation (lout = 51.8 A)

TYPICAL CHARACTERISTICS

Test Conditions: Vin = 12 V, Rcs = 2 k Ω , Css = 200 nF, R_{CLREF} = 121 k Ω , R_{IMON} = 2 k Ω , T_A = 25°C, unless otherwise specified.








Figure 32. OCP during Power Up by Enable

General Information

The NCP81292 is an N-channel MOSFET co-packaged with a smart hotswap controller. It is suited for high-side current limiting and fusing in hot-swap applications. It can be used either alone, or in a paralell configuration for higher current applications.

VDD Output (Auxiliary Regulated Supply)

An internal linear regulator draws current from the VINF pin to produce and regulate voltage at the VDD pin. This auxiliary output supply is current–limited to I_{DD_CL} . A ceramic capacitor in the range of 2.2 μF to 10 μF must be placed between the VDD and GND pins, as close to the NCP81292 as possible. The voltage difference between VIN and VINF pin voltage should be within 0.4 V for better CS/IMON performance. Small time constant R/C filter such as 1 $\Omega/0.1~\mu F$ on the VINF pin is recommended.

ON Input (Device Enable)

When the ON pin voltage (V_{ON}) is higher than V_{SWON} , and no undervoltage (UVLO) or output switch faults are present, the output switch turns on. When V_{ON} is lower than V_{SWOFF} , the output switch is off. If V_{ON} is between V_{PDOFF} and V_{SWOFF} for longer than t_{PD_DEL} , the output switches off, and a pulldown resistance to ground, of R_{PD} , is applied to VOUT. In other words, there is behavior as follows:

- When $V_{ON} < 0.8 \text{ V}$, FET turns off.
- When 0.8 V < V_{ON} < 1.2 V, VOUT will discharge with \sim 15 mA.
- When $V_{ON} > 1.2 \text{ V}$, FET turns on.

For standalone applications, the ON pin sources current I_{ON}, which can be used to delay output switch turn-on for some time after the appearance of input voltage by connecting a capacitor from the ON pin to ground.

A bi-level control signal driving to ground can be biased up with a resistive divider to produce ON input levels between $V_{PDOFF} < V_{ON} < V_{SWON}$ and $V_{ON} > V_{SWON}$ in order to always apply the output pulldown when the output switch is off.

SS Output (Soft-Start)

When the output switch first turns on, it does so in a controlled manner. The output voltage (VOUT) follows the voltage at the SS pin, produced by current I_{SS} into a capacitor from SS to ground. The duration of soft-start can be programmed by selection of the capacitor value. In parallel fuse applications, the SS pins of all fuses should be shorted together to one shared SS capacitor. Internal soft-start load balancing circuity will ensure the soft-start current is shared between paralleled devices, so as not to stress one device more than another or hit a soft start-current limit.


The soft-start capacitor value can be calculated by:

 C_{SS} = (t_{SS} * I_{SS} * AV_{SS})/VIN (where t_{SS} is the target soft–start time). The recommended range of t_{SS} is 10 – 100 ms.

The typical C_{SS} values for different t_{SS} are listed below:

| t _{SS} (ms) | C _{SS} (nF) | t _{SS} (ms) | C _{SS} (nF) |
|----------------------|----------------------|----------------------|----------------------|
| 10 | 47 | 60 | 270 |
| 20 | 82 | 70 | 330 |
| 30 | 120 | 80 | 330 |
| 40 | 180 | 90 | 470 |
| 50 | 220 | 100 | 470 |

The maximum load capacitor value NCP81292 can power up depends on the device soft–start time. When V_{IN} = 12 V, R_{CS} = 2 k Ω , R_{LOAD} = 2.4 Ω , their relationship for different paralleled operations are shown as below chart (above line device shuts down safely due to protection, below line device powers up successfully without trigger protection):



GOK Output (Gate OK)

The GOK pin is an open-drain output that is pulled low to report the fault under the following conditions:

- V_{DD} voltage is below UVLO voltage at any time.
- V_{ON} disabled and V_{DS_OK} is false (indicates a short from VIN to VOUT).
- V_{ON} disabled and V_{DG_OK} is false (indicates a short from GATE to VIN).
- V_{ON} enabled and V_{SS_OK} is false at t_{SSF_END} (indicates VOUT < 90% after soft-start completes).
- V_{ON} enabled and V_G is below V_{G_TH} at t_{SSF_END} (indicates leakage on GATE in startup).
- V_{ON} enabled and V_G is below V_{G_TH} after t_{GATE_FLT} (indicates leakage on GATE during normal operation).
- $\bullet~V_{ON}$ enabled and a current–limiting condition lasts longer than t_{OC_LA}
- V_{ON} enabled and device temperature is above T_{TSD} (indicates an over-temperature is detected).

Usually GOK can't be used as power good to indicate the output voltage is in the normal range.

IMON Output (Current Monitor)

The IMON pin sources a current that is A_{IMON} (10 μ A/A) times the VOUT output current. A resistor connected from the IMON pin to ground can be used to monitor current information as a voltage up to V_{IM_CLMP} . A capacitor of any value in parallel with the IMON resistor can be used to low–pass filter the IMON signal without affecting any internal operation of the device.

CLREF Pin (Current Limit and Over-Current Reference)

The CLREF pin voltage determines the current-limit regulation point and over-current indication point via its interaction with the CS pin voltage. The CLREF voltage can be applied by an external source, such as a hot-swap controller or D-to-A converter, or developed across a programming resistor to ground by the CLREF bias current, I_{CL}. The recommended range of CLREF voltage is 0.2 – 1.55 V.

CS Input/Output (Current Set)

The CS pin is both an input and an output. The CS pin sources a current that is A_{CS} (10 $\mu A/A$) times the VOUT current. This produces a voltage on the CS pin that is the product of the CS pin current and an external CS pin resistance to ground.

The voltage generated on V_{CS} determines the D_OC over-current indicator trip point and the current-limit regulation point, via its interaction with the voltage on CLREF pin.

When the voltage on the CS pin is higher than V_{OC_TH} , D_OC is pulled low. If the CS pin voltage drops below V_{OC_TH} , the D_OC pin is released to and gets pulled high by the external pullup resistor. D_OC transitions based on the following formula:

$$I_{OUT} = \frac{\frac{V_{OC_TH} + V_{ENACT}}{R_{CS}}}{10 \ \mu}$$
 (eq. 1)

The V_{OC_TH} trip point is based on a percentage of V_{CLREF} (86%).

During normal operation ($V_{ON} > V_{SWON}$ for longer than t_{SS_END}), if the voltage on the CS pin is above V_{CL_TH} (V_{CL_TH} is clamped at V_{CL_MX} if $V_{CL_TH} > V_{CL_MX}$), then the gate voltage of the FET is modulated to limit current into the output based on the following formula:

$$I_{OUT} = \frac{\frac{V_{CL_TH} + V_{ENACT}}{R_{CS}}}{10 \ \mu}$$
 (eq. 2)

The V_{CL} _{TH} regulation point is equal to V_{CLREF}.

During startup ($V_{ON} > V_{SWON}$ for less than t_{SS_END}), the current limit reference voltage is clamped according to the following:

- When VOUT < 40% of VIN, V_{CL_TH} = V_{CL_LO} or V_{CLREF} (whichever is lower).
- When VOUT is between 40% and 80% of VIN,
 V_{CL TH} = V_{CL HI} or V_{CLREF} (whichever is lower).
- When VOUT exceeds 80% of VIN, V_{CL_TH} = V_{CL_MX} or V_{CLREF} (whichever is lower).

During soft–start, current is actively limited to V_{CL_TH} for up to t_{CL_REG} before the device shuts off and automatically restarts. Once t_{SS_END} elapses, current exceeding the limit established by V_{CLREF} for > t_{CL_LA} results in device shutdown and automatic restart.

The CS pin must have no capacitive loading other than parasitic device/board capacitance to function correctly. The recommended range of R_{CS} is $1.8-4~\mathrm{k}\Omega$.

CS AMP

NCP81292 uses an auto-zero Op-Amp to sense current in FET with high-accuracy. The internal IMON and CS current source follow below relationship:

$$I_{OUT} = \frac{I_{CS}}{10 \,\mu} \tag{eq. 3}$$

and

$$I_{OUT} = \frac{I_{MON}}{10 \,\mu} \tag{eq. 4}$$

D_OC Output (Over-current Indicator)

The D_OC pin is an open-drain output that indicates when an over-current condition exists after soft-start is complete. When the voltage on the CS pin is higher than V_{OC_TH} , D_OC is pulled low. If output current drops below V_{OC_TH} , the D_OC pin is released and gets pulled high by an external pullup resistor.

VTEMP Output (Temperature Indicator)

VTEMP is a voltage output proportional to device temperature, with an offset voltage. The VTEMP output can source much more current than it can sink, so that if multiple VTEMP outputs are connected together, the voltage of all VTEMP outputs will be driven to the voltage produced by the hottest NCP81292. A 100 nF capacitor or greater must be connected from the VTEMP pin to ground.

Auto-Retry Restart

Under certain fault conditions, the FET is turned off and another soft-start procedure takes place. Between the fault and the new soft-start, there is a delay of t_{DLY_RETRY}. The protection features that use this hiccup mode restart are:

- Over-Current
- Short-Circuit Detection
- Over-Temperature
- Excessive Soft-Start Duration
- Gate Leakage

Protection Features

For the following protection features, the FET turns off and initiates a restart, unless noted otherwise.

Excessive Current Limiting

If a current limiting condition exists anytime for a continuous duration > $t_{\rm CL}$ LA, then the FET restarts.

Excessive Soft-Start Duration

During soft–start, current is actively limited to V_{CL_TH} for up to t_{CL_REG} before the device shuts off and automatically restarts. Once t_{SS_END} elapses, current exceeding the limit established by V_{CLREF} for > t_{CL_LA} results in device shutdown and automatic restart.

Short Circuit Detection

If switch current exceeds I_{SC} , the device reacts within t_{SC} , and the FET restarts. The short–circuit current monitor is independent of CS, CLREF, IMON and current limit setting (cannot be changed externally).

Over-Temperature Shutdown

If the FET controller temperature > T_{TSD} , then the FET restarts.

FET Fault Detection

The device contains various FET monitoring circuits:

- VIN to VOUT short: If the device is disabled and VOUT > V_{DS_TH} then GOK is pulled low and the device is prevented from powering up. The device is allowed to power up once VOUT < V_{DS_OK}.
- GATE to VIN short: If the device is disabled and GATE (Pin 8) > V_{DG_TH}, then GOK is pulled low and device is prevented from powering up. The device allowed to power up once GATE < V_{DG_OK}.
- GATE leakage startup.
 If (GATE VINF) < V_{G_TH} at t_{SSF_END}, then GOK is pulled low and FET restarts.
- GATE leakage normal operation.
 If (GATE VINF) < V_{G_TH} for t_{GATE_FLT} time after the soft–start timer completes, then GOK is pulled low and device restarts.

FET SOA Limits

In-built timed current limits and fault-monitoring circuits ensure the co-packaged FET is always kept within SOA limits.

The NCP81292 is rated for 50 A continuous current. For repetitive pulsed loads up to 80 A with a period less than 200 ms, 50 A RMS is supported.

Multiple Fuse Power Up


When multiple NPC81292 are paralleled together as shown in Figure 4, they will turn on together. Keeping the current through each switch within 1 A (typical) helps to prevent overstress on each switching during soft–start.

For stand-alone parallel applications, the ON and GOK pins should be connected as shown in Figure 7 to synchronize hiccup timing and prevent cascading faults.

When using system μ Controller for parallel applications (Figure 4), the μ Controller should be provisioned such that ON is not asserted until GOK is released to high state.

PACKAGE DIMENSIONS

LQFN32 5x5, 0.5P CASE 487AA ISSUE A



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify a

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Surge Suppressors category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

30460 IE105 1810-15-A3 CX06M STCHSP121BT1RU 0804111 SPD2-150-1P0 STC-CAT6-P0E-I SPD2-550-3P0 STCSS640362 TAL20 NIS4461MT1TXG NIS6452MT2TWG NIS6420MT2TWG NCP81292MNTXG TP20D TP10D TM40P277 TM10P277 TAL49010N SX-01 TP20D TP10DB TM10P277 1251-240S-N1 1063120000 2800532 2800786 2800983 2800989 2081890000 2080480000 2080490000 2080650000 2905284 2905355 2905416 2905418 2905473 2906764 2906776 2906809 2906810 2906824 2906834 2906838 2906844 2906847 2906848 2906848 2906851