## 3-Channel Video Amp with Standard Definition Reconstruction Filters

## Description

The NCS2553 is a 3-channel high speed video amplifier with 6th order butterworth standard definition reconstruction filter.

All three channels can accommodate either all component and RGB video signals or composite and S-Video signals. All channels can accept DC or AC coupled signals. If AC coupled, the internal clamps are employed. The outputs can drive both AC and DC coupled $150 \Omega$ loads.

It is designed to be compatible with most digital-to-analog converters (DAC) embedded in most video processors.

## Feature

- Three 6th Order Standard Definition 8 MHz Filters
- Internally Fixed Gain $=6 \mathrm{~dB}$
- AC- or DC- Coupled Inputs
- AC- or DC- Coupled Outputs
- Integrated Level Shifter
- Operating Voltage +5 V
- Available in a SOIC-8 Package
- These are $\mathrm{Pb}-$ Free Devices


## Applications

- Digital Set-Top Box
- DVD / Video Players and Related
- SD-TV
- Video On Demand (VOD)
- Video Recorders

ON Semiconductor ${ }^{\circledR}$

## http://onsemi.com



| A | $=$ Assembly Location |
| :--- | :--- |
| L | $=$ Wafer Lot |
| Y | $=$ Year |
| W | $=$ Work Week |
| - | $=$ Pb-Free Package |



ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: |
| NCS2553DG | SOIC-8 <br> (Pb-Free) | 98 Units / Rail |
| NCS2553DR2G | SOIC-8 <br> (Pb-Free) | 2500 / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Figure 1. Block Diagram

## PIN FUNCTION AND DESCRIPTION

| Pin | Name | Type | Description |
| :---: | :---: | :---: | :--- |
| 1 | IN1 | Input | Video Input 1 for Video Signal featuring a frequency bandwidth compatible with Standard Definition <br> Video (8 MHz) - Channel 1 |
| 2 | IN2 | Input | Video Input 2 for Video Signal featuring a frequency bandwidth compatible with Standard Definition <br> Video (8 MHz) - Channel 2 |
| 3 | IN3 | Input | Video Input 3 for Video Signal featuring a frequency bandwidth compatible with Standard Definition <br> Video (8 MHz) - Channel 3 |
| 4 | VCC | Power | Device Power Supply Voltage: +5 V |
| 5 | GND | GND | Connected to Ground |
| 6 | OUT3 | Output | SD Video Output 3 - Channel 3 |
| 7 | OUT2 | Output | SD Video Output 2 - Channel 2 |
| 8 | OUT1 | Output | SD Video Output 1 - Channel 1 |

## ATTRIBUTES

| Characteristics |  |
| :--- | :---: |
| ESD | Value |
| Human Body Model |  |
| Machine Model | All Pins (Note 1) |

1. Human Body Model (HBM): R=1500 $\Omega, \mathrm{C}=100 \mathrm{pF}$
2. Machine Model (MM)
3. For additional information, see Application Note AND8003/D.

MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Power Supply Voltages | $\mathrm{V}_{\mathrm{CC}}$ | $-0.35 \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5$ | Vdc |
| Input Voltage Range | $\mathrm{V}_{\mathrm{I}}$ | $-0.3 \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | Vdc |
| Input Differential Voltage Range | $\mathrm{V}_{\mathrm{ID}}$ | $\mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ | Vdc |
| Output Current | $\mathrm{I}_{\mathrm{O}}$ | 50 | mA |
| Maximum Junction Temperature (Note 4) | $\mathrm{T}_{\mathrm{J}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | (See Graph$)$ | mW |
| Thermal Resistance, Junction-to-Air | $\mathrm{R}_{\text {日JA }}$ | 112.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
4. Power dissipation must be considered to ensure maximum junction temperature $\left(T_{J}\right)$ is not exceeded.

## Maximum Power Dissipation

The maximum power that can be safely dissipated is limited by the associated rise in junction temperature.

For the plastic packages, the maximum safe junction temperature is $150^{\circ} \mathrm{C}$. If the maximum is exceeded momentarily, proper circuit operation will be restored as soon as the die temperature is reduced. Leaving the device in the "overheated" condition for an extended period can result in device burnout. To ensure proper operation, it is important to observe the de-rating curves.


Figure 2. Power Dissipation vs Temperature

DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 0.1 \mu \mathrm{~F}\right.$ AC coupled inputs, $\mathrm{R}_{\text {source }}=37.5 \Omega, 220 \mu \mathrm{FAC}$ coupled outputs into $150 \Omega$ load, referenced to 400 kHz , unless otherwise specified)

| Symbol | Characteristics | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage Range |  | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | No Load |  | 23 | 30 | mA |
| $\mathrm{~V}_{\text {IN }}$ | Input Common Mode Voltage Range | Referenced to GND if DC-Coupled | GND |  | 1.4 |  |
| PSRR | Power Supply Rejection | DC (All Channels) |  | -50 |  | dB |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 0.1 \mu \mathrm{~F}\right.$ AC coupled inputs, $\mathrm{R}_{\text {source }}=37.5 \Omega, 220 \mu \mathrm{~F} \mathrm{AC}$ coupled outputs into $150 \Omega$ load, referenced to 400 kHz , unless otherwise specified)

| Symbol | Characteristics | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AVOL | Voltage Gain (Note 5) | $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}$ (All Channels) | 5.8 | 6.0 | 6.2 | dB |
| BW | Low Pass Filter Bandwidth | -1 dB (Note 6) | 5.5 | 7.2 |  | MHz |
|  |  | -3 dB |  | 9.0 |  | MHz |
| $\mathrm{A}_{\mathrm{R}}$ | Stop-Band Attenuation (Rejection) | at 27 MHz |  | 45 |  | dB |
| dG | Differential Gain |  |  | 0.3 |  | \% |
| $\mathrm{d} \theta$ | Differential Phase |  |  | 0.6 |  | 。 |
| THD | Total Harmonic Distortion | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ PP @ 1 MHz |  | 0.4 |  | \% |
| $\mathrm{X}_{\text {talk }}$ | Channel-to-Channel Crosstalk | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ PP @ 1 MHz |  | -60 |  | dB |
| SNR | Signal-to-Noise Ratio | NTSC-7, 100 kHz to 4.2 MHz (Note 7) |  | 75 |  | dB |
| Tpd | Propagation Delay | Input-to-Output, 4.5 MHz |  | 60 |  | nsec |
| $\Delta \mathrm{GD}$ | Group Delay Variation from 100 kHz to 8 MHz |  |  | 27 |  | ns |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
5. $100 \%$ of tested IC fit to the bandwidth tolerance.
6. Guaranteed by design and characterization.
7. $\mathrm{SNR}=20 \times \log (714 \mathrm{mV} / \mathrm{RMS}$ Noise $)$

TYPICAL CHARACTERISTICS
$\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{R}_{\text {source }}=37.5 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 0.1 \mu \mathrm{~F}$ AC-coupled inputs, $220 \mu \mathrm{~F}$ AC-coupled outputs into $150 \Omega$ referenced to 400 kHz , all channels, unless otherwise specified


Figure 3. Frequency Response


Figure 5. Group Delay


Figure 7. PSRR vs Frequency (No Bypass Capacitor)


Figure 4. Channel-to-Channel Crosstalk


Figure 8. PSRR vs. Frequency
(Bypass Capacitor)

## TYPICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{R}_{\text {source }}=37.5 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 0.1 \mu \mathrm{FAC}$-coupled inputs, $220 \mu \mathrm{FAC}$-coupled outputs into $150 \Omega$ referenced to 400 kHz , all channels, unless otherwise specified


Figure 9. Gain Flatness


Figure 10. Differential Gain (NTSC 5 Steps Input Signal)


Figure 11. Differential Phase (NTSC 5 Steps Input Signal


Figure 12. Normalized Frequency Response and Group Delay vs. Frequency

## APPLICATIONS INFORMATION

The NCS2553 triple video driver has been optimized for Standard Definition video applications covering the requirements of the CVBS, S-Video, 480i/525i \& 576i/625i standards. All the 3 channels feature the same specifications and similar behaviors guaranteed by a high channel-tochannel crosstalk isolation (down to 60 dB at 1 MHz ). Each channel provides an internal voltage-to-voltage gain of 2 from its input to its output reducing the number of external components usually needed in the case of some discrete approaches (using stand-alone op amps). An internal level shifter is employed shifting up the output voltage by adding an offset of about 280 mV . This avoids sync pulse clipping
and allows DC-coupled output to the $150 \Omega$ video load. In addition, the NCS2553 integrates a $6^{\text {th }}$ order Butterworth filter per channel with a 3 dB frequency bandwidth of 8 MHz . This allows rejecting out the aliases or unwanted over-sampling effects produced by the video DAC. Similarly, in the case of DVD recorders using ADC, this anti-aliasing filter (reconstruction filter) will avoid picture quality issues and will help to filter out parasitic signals caused by EMI interference.
A built-in diode-like clamp is used in the chip for each channel to support AC-coupled mode of operation. The clamp is active when the input signal goes below 0 V .


Figure 13. AC-Coupled Inputs and Outputs

Figure 13 shows an example for which the external video source coming from the DAC is AC -coupled at the input and output. But thanks to the built-in transparent clamp and level shifter the device can operate in different configuration modes depending essentially on the DAC output signal level High and Low and how it fits the input common mode voltage of the video driver. When the configuration is DC-Coupled at the Inputs and Outputs the $0.1 \mu \mathrm{~F}$ and $220 \mu \mathrm{~F}$ coupling capacitors are no longer used, the clamps are in that case inactive; this configuration has the big advantage of being relatively low cost with the use of less external components.

The input is AC-coupled if for example the input-signal amplitude goes over the range 0 to 1.4 V or if the video source requires such a coupling. In some circumstances it may be necessary to auto-bias signals by the addition of a pull-up and pull-down resistor or only pull-up resistor (Typical $7.5 \mathrm{M} \Omega$ combined with the internal $800 \mathrm{k} \Omega$ pull-down) making the clamp inactive.

The output AC-coupling configuration has the advantage of eliminating DC ground loop with the drawback of making the device more sensitive to video line or field tilt issues in the case of a too low output coupling capacitor. In some cases it may be necessary to increase the nominal $220 \mu \mathrm{~F}$ capacitor value.


Figure 14. Typical Application Circuit



## SOLDERING FOOTPRINT＊



GENERIC
MARKING DIAGRAM＊
NOTES：
1．DIMENSIONING AND TOLERANCING PER ANSI Y14．5M， 1982.
2．CONTROLLING DIMENSION：MILLIMETER．
3．DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION．
4．MAXIMUM MOLD PROTRUSION 0.15 （0．006） PER SIDE．
5．DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION．ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 （0．005）TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION．
6．751－01 THRU 751－06 ARE OBSOLETE．NEW STANDARD IS 751－07．

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 | ${ }^{\circ}$ | $8{ }^{\circ}$ | 0 |
|  | 8 | 8 |  |  |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |


| 8 月且且且 | 8 月且且且 |
| :---: | :---: |
| XXXXXX | XXXXXX |
| AYWW | AYWW |
| \＃$\because 甘 甘$ | 1 \＃\＃\＃ |
| Discrete | Discrete （Pb－Free） |

XXXXX＝Specific Device Code
A＝Assembly Location
L＝Wafer Lot
＝Year WW Work
＝Work Week
$=$ Work Week $\quad$＝Pb－Free Package
$=\mathrm{Pb}-$ Free Package
＊This information is generic．Please refer to device data sheet for actual part marking． $\mathrm{Pb}-\mathrm{Free}$ indicator，＂ G ＂or microdot＂ r ＂，may or may not be present．Some products may not follow the Generic Marking．
＊For additional information on our Pb －Free strategy and soldering details，please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual，SOLDERRM／D．

## STYLES ON PAGE 2

| DOCUMENT NUMBER： | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository． <br> Printed versions are uncontrolled except when stamped＂CONTROLLED COPY＂in red． |
| ---: | :--- | :--- | :--- |
| DESCRIPTION： | SOIC－8 NB | PAGE 1 OF 2 |

[^0]STYLE 1:

| PIN 1. | EMITTER |
| ---: | :--- |
| 2. | COLLECTOR |
| 3. | COLLECTOR |
| 4. | EMITTER |
| 5. | EMITTER |
| 6. | BASE |
| 7. | BASE |
| 8. | EMITTER |
| STYLE 5: |  |
| PIN 1. | DRAIN |
| 2. | DRAIN |
| 3. | DRAIN |
| 4. | DRAIN |
| 5. | GATE |
| 6. | GATE |
| 7. | SOURCE |
| 8. | SOURCE |

STYLE 9:

PIN 1. EMITTER, COMMON
COLLECTOR, DIE \#1 COLLECTOR, DIE \#2 EMITTER, COMMON EMITTER, COMMON BASE, DIE \#2
BASE, DIE \#1
8. EMITTER, COMMON

STYLE 13:
PIN 1. N.C.
2. SOURCE

SOURCE
GATE
DRAIN
DRAIN
DRAIN
8. DRAIN

STYLE 17:
PIN 1. VCC
V2OUT
V10U
TXE
RXE
VEE
7. GND
8. ACC

STYLE 21:
PIN 1. CATHODE 1
CATHODE 2
CATHODE 3
CATHODE 4
CATHODE 5
COMMON ANODE
COMMON ANODE
8. CATHODE 6

STYLE 25:
PIN 1. VIN
2. $N / C$

REXT
GND
IOUT
IOUT
IOUT
IOUT
STYLE 29:
PIN 1. BASE, DIE \#1
EMITTER, \#1
BASE, \#2
EMITTER, \#2
COLLECTOR, \#2
COLLECTOR, \#2
COLLECTOR, \#1
COLLECTOR, \#1

STYLE 2:
PIN 1. COLIECTOR, DIE,
COLLECTOR, \#1
COLLECTOR, \#1
COLLECTOR, \#2
COLLECTOR, \#2
COLLECTOR, \#2
BASE, \#2
EMITTER, \#2
BASE, \#1
EMITTER, \#1
STYLE 6:
PIN 1. SOURCE
DRAIN
DRAIN
DRAIN
SOURCE
SOURCE
. GATE
7. GATE
8. SOURCE

STYLE 10:
PIN 1. GROUND
BIAS 1 OUTPUT GROUND GROUND BIAS 2 7. INPUT 8. GROUND

STYLE 14:
PIN 1. N-SOURCE
N-GATE
P-SOURCE
P-GATE
P-DRAIN
P-DRAIN
. N-DRAIN
8. N-DRAIN

STYLE 18:
PIN 1. ANODE
2. ANODE

SOURCE
GATE
DRAIN
DRAIN
7. CATHODE
8. CATHODE

STYLE 22:
PIN 1. I/O LINE 1
COMMON CATHODE/VCC
COMMON CATHODE/VCC
I/O LINE 3
COMMON ANODE/GND
I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 26:
PIN 1. GND
2. $\mathrm{dv} / \mathrm{dt}$

ENABLE
ILIMIT
SOURCE
SOURCE
SOURCE
8. VCC

STYLE 30:
PIN 1. DRAIN 1
2. DRAIN 1
3. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
6. SOURCE 1/DRAIN 2
. SOURCE 1/DRAIN 2
. GATE 1

STYLE 3
PIN

1. DRAIN, DIE \#1
2. DRAIN, \#1
3. DRAIN, \#2

DRAIN, \#2
5. GATE, \#2
6. SOURCE, \#2
7. GATE, \#1
8. SOURCE, \#

STYLE 7:
PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

## STYLE 11:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN 1
8. DRAIN 1

STYLE 15:
PIN 1. ANODE 1
2. ANODE 1
3. ANODE
3. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

## STYLE 19:

PIN 1. SOURCE 1
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

## STYLE 23:

PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

## STYLE 27:

PIN 1. ILIMIT
2. OVLO

UVLO
INPUT+
SOURCE
SOURCE
SOURCE
8. DRAIN

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
7. ANODE
8. COMMON CATHODE

## STYLE 8

PIN 1. COLLECTOR, DIE \#1
2. BASE, \#1
3. BASE, \#2
4. COLLECTOR, \#2
5. COLLECTOR, \#2
6. EMITTER, \#2
7. EMITTER, \#1
8. COLLECTOR, \#1

## STYLE 12:

PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 16:

PIN 1. EMITTER, DIE \#
2. BASE, DIE \#1
3. EMITTER, DIE \#
3. EMITTER, DIE
4. BASE, DIE \#2
6. COLLECTOR, DIE \#2
7. COLLECTOR, DIE \#1
8. COLLECTOR, DIE \#1

## STYLE 20:

PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 24:

PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

## STYLE 28:

PIN 1. SW_TO_GND
2. DASIIC_OFF
3. DASIC_SW_DET
4. GND
5. V MON
6. VBULK
7. VBULK
8. VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-8 NB | PAGE 2 OF 2 |

[^1] rights of others.
onsemi, OnSemi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1800-282-9855 Toll Free USA/Canada
Phone: 011421337902910

Europe, Middle East and Africa Technical Support:
Phone: 00421337902910
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Video Amplifiers category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
LT1193CN8 LT6552IDD\#PBF ADA4856-3YCPZ-R7 LT1253CN8\#PBF ADA4859-3ACPZ-R7 AD829SQ/883B AD8001ANZ AD8001AQ
AD8001AR AD8001ARTZ-REEL7 AD8002ARMZ AD8011ANZ AD8072ARMZ AD8072JNZ AD810ANZ AD8123ACPZ
AD8123ACPZ-R7 AD812ANZ AD813ANZ AD8141ACPZ-R2 AD818ANZ AD828ANZ AD829JNZ AD829SQ AD8134ACPZ-R2 AD8134ACPZ-REEL7 ADA4310-1ARHZ ADA4310-1ARHZ-R7 ADA4433-1BCPZ-R2 ADA4433-1BCPZ-R7 ADA4433-1WBCPZ-R7 ADA4853-2YCPZ-R2 ADA4853-3YRUZ ADA4859-3ACPZ-R2 ADA4310-1ACPZ-R2 AD8073JRZ AD8023ARZ AD813ARZ-14 AD8013ARZ-14 AD813ARZ-14-REEL7 AD8145YCPZ-R7 AD8143ACPZ-REEL7 AD8372ACPZ-R7 ADA4853-2YCPZ-RL7

AD8002ARZ-R7 AD8072JRZ AD8001ARZ AD8002ARZ AD812ARZ-REEL7 AD818ARZ-REEL7


[^0]:    ON Semiconductor and（IN）are trademarks of Semiconductor Components Industries，LLC dba ON Semiconductor or its subsidiaries in the United States and／or other countries． ON Semiconductor reserves the right to make changes without further notice to any products herein．ON Semiconductor makes no warranty，representation or guarantee regarding the suitability of its products for any particular purpose，nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit，and specifically disclaims any and all liability，including without limitation special，consequential or incidental damages．ON Semiconductor does not convey any license under its patent rights nor the rights of others．

[^1]:    ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

