# onsemi

# NCV84120

The NCV84120 is a fully protected single channel high side driver that can be used to switch a wide variety of loads, such as bulbs, solenoids, and other actuators. The device incorporates advanced protection features such as active inrush current management, over-temperature shutdown with automatic restart and an overvoltage active clamp. A dedicated Current Sense pin provides precision analog current monitoring of the output as well as fault indication of short to  $V_D$ , short circuit to ground and OFF state open load detection. An active high Current Sense Enable pin allows all diagnostic and current sense features to be enabled.

#### Features

- Short Circuit Protection with Inrush Current Management
- CMOS (3 V / 5 V) Compatible Control Input
- Very Low Standby Current
- Very Low Current Sense Leakage
- Proportional Load Current Sense
- Current Sense Enable
- Off State Open Load Detection
- Output Short to V<sub>D</sub> Detection
- Overload and Short to Ground Indication
- Thermal Shutdown with Automatic Restart
- Undervoltage Shutdown
- Integrated Clamp for Inductive Switching
- Loss of Ground and Loss of V<sub>D</sub> Protection
- ESD Protection
- Reverse Battery Protection
- AEC-Q100 Qualified
- This is a Pb–Free Device

#### **Typical Applications**

- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial


#### FEATURE SUMMARY


Max Supply Voltage	VD	41	V
Operating Voltage Range	VD	4 to 28	V
$R_{DSon}$ (typical) $T_J = 25^{\circ}C$	R <sub>ON</sub>	120	mΩ
Output Current Limit (typical)	I <sub>lim</sub>	18	А
OFF-state Supply Current (max)	I <sub>D(off)</sub>	0.5	μA



SOIC-8 CASE 751-07 STYLE 11

#### MARKING DIAGRAM






#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV84120DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### **BLOCK DIAGRAM & PIN CONFIGURATION**





#### Table 1. SO8 PACKAGE PIN DESCRIPTION

Pin #	Symbol	Description
1	IN	Logic Level Input
2	CS_EN	Current Sense Enable
3	GND	Ground
4	CS	Analog Current Sense Output
5	VD	Supply Voltage
6	OUT	Output
7	OUT	Output
8	VD	Supply Voltage




Figure 2. Voltage and Current Conventions

Connection	Input	Output	Current Sense	Current Sense Enable
Floating	Х	Х	Not Allowed	Х
To Ground	Through 10 k $\Omega$ resistor	Not Allowed	Through 1 k $\Omega$ Resistor	Through 10 k $\Omega$ resistor




Figure 3. Pin Configuration (Top View)

#### **ELECTRICAL SPECIFICATIONS**

#### Table 3. MAXIMUM RATINGS

Rating	Symbol	Va	alue	Unit
DC Supply Voltage	V <sub>D</sub>	-0.3	41	V
Max Transient Supply Voltage (Note 1) Load Dump – Suppresses	V <sub>PEAK</sub>	_	45	V
Input Voltage	V <sub>IN</sub>	-10	10	V
Input Current	I <sub>IN</sub>	-5	5	mA
Reverse Ground Pin Current	I <sub>GND</sub>	-	-200	mA
Output Current (Note 2)	I <sub>OUT</sub>	-6	Internally Limited	А
Reverse CS Current	I <sub>CS</sub>	-	-200	mA
CS Voltage	V <sub>CS</sub>	V <sub>D</sub> – 41	V <sub>D</sub>	V
CS_EN Voltage	V <sub>CS_EN</sub>	-10	10	V
CS_EN Current	I <sub>CS_EN</sub>	-5	5	mA
Power Dissipation Tc = 25°C (Note 6)	P <sub>tot</sub>	1	.95	W
Electrostatic Discharge (Note 3) (HBM Model 100 pF / 1500 Ω) Input Current Sense Current Sense Enable Output V <sub>D</sub> Charged Device Model CDM-AEC-Q100-011	V <sub>ESD</sub>	4 4 4 4 750	- - - - -	DC kV kV kV kV kV
Single Pulse Inductive Load Switching Energy (L = 5 mH, $V_D$ = 13.5 V, $I_L$ = 4 A, $T_{Jstart}$ = 150°C (Note 4)	E <sub>AS</sub>	56	-	mJ
Operating Junction Temperature	TJ	-40	+150	°C
Storage Temperature	T <sub>storage</sub>	-55	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 Load Dump Test B (with centralized load dump suppression) according to ISO16750-2 standard. Guaranteed by design. Not tested in production. Passed Class C (or A, B) according to ISO16750-1.

2. Reverse Output current has to be limited by the load to stay within absolute maximum ratings and thermal performance.

This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC-Q100-002 (JS-001-2017)

Field Induced Charge Device Model ESD characterization is not performed on plastic molded packages with body sizes smaller than 2 x 2 mm due to the inability of a small package body to acquire and retain enough charge to meet the minimum CDM discharge current waveform characteristic defined in JEDEC JS-002-2018

4. Not subjected to production testing.

#### Table 4. THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max. Value	Units
Thermal Resistance Junction-to-Lead (Note 5) Junction-to-Ambient (Note 5) Junction-to-Ambient (Note 6)	R <sub>θJL</sub> R <sub>θJA</sub> R <sub>θJA</sub>	27.3 50 64	°C/W

5. 645 mm<sup>2</sup> pad size, mounted on four-layer 2s2p PCB - FR4, 2 oz. Cu thickness for top layer and 1 oz. Cu thickness for inner layers (planes not electrically connected)

6. 2 cm<sup>2</sup> pad size, mounted on single-layer 2s0p PCB - FR4, 2 oz. Cu thickness

## $\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} ~ (7~V \le V_D \le 28~V;~-40^\circ C \le T_J \le 150^\circ C ~ \text{unless otherwise specified})$

#### Table 5. POWER

Rating	Symbol	Conditions	Min	Тур	Max	Unit
Operating Supply Voltage	VD		4	-	28	V
Undervoltage Shutdown	V <sub>UV</sub>		-	3.5	4	V
Undervoltage Shutdown Hysteresis	V <sub>UV_hyst</sub>		-	0.4	-	V
On Resistance	R <sub>ON</sub>	$I_{OUT}$ = 2 A, $T_{J}$ = 25°C	-	120	-	mΩ
		$I_{OUT} = 2 \text{ A}, \text{ T}_{J} = 150^{\circ}\text{C}$	-	-	240	
		$I_{OUT}$ = 2 A, $V_D$ = 4.5 V, $T_J$ = 25°C	-	-	180	
Supply Current (Note 7)	۱ <sub>D</sub>	OFF-state: $V_D = 13 V$ , $V_{IN} = V_{OUT} = 0 V$ , $Tj = 25^{\circ}C$	-	0.2	0.5	μΑ
		OFF-state: V <sub>D</sub> = 13 V, V <sub>IN</sub> = V <sub>OUT</sub> = 0 V, Tj = 85°C (Note 8)	-	0.2	0.5	μΑ
		OFF-state: V <sub>D</sub> = 13 V, V <sub>IN</sub> = V <sub>OUT</sub> = 0 V, Tj = 125°C	-	-	3	μΑ
		ON-state: $V_D = 13 V$ , $V_{IN} = 5 V$ , $I_{OUT} = 0 A$	-	1.9	3.5	mA
On State Ground Current	I <sub>GND(ON)</sub>	$V_{D} = 13 \text{ V}, V_{CS\_EN} = 5 \text{ V}$ $V_{IN} = 5 \text{ V}, I_{OUT} = 1 \text{ A}$	-	-	6	mA
Output Leakage Current	١L	$V_{IN} = V_{OUT} = 0 \text{ V}, V_D = 13 \text{ V}, Tj = 25^{\circ}\text{C}$	-	-	0.5	μA
		V <sub>IN</sub> = V <sub>OUT</sub> = 0 V, V <sub>D</sub> = 13 V, Tj = 125°C	-	-	3	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
7. Includes PowerMOS leakage current.
8. Not subjected to production testing.

Table 6. LOGIC INPUTS (V\_D = 13.5 V; -40°C  $\leq$  T\_J  $\leq$  150°C)

			Value			
Rating	Symbol	Conditions	Min	Тур	Max	Unit
Input Voltage – Low	V <sub>IN_low</sub>		-	-	0.9	V
Input Current – Low	I <sub>IN_low</sub>	V <sub>IN</sub> = 0.9 V	1	-	-	μΑ
Input Voltage – High	V <sub>IN_high</sub>		2.1	-	-	V
Input Current – High	I <sub>IN_high</sub>	V <sub>IN</sub> = 2.2 V	-	-	10	μΑ
Input Hysteresis Voltage	V <sub>IN_hyst</sub>		-	0.2	-	V
Input Clamp Voltage	V <sub>IN_cl</sub>	I <sub>IN</sub> = 1 mA	12	13	14	V
		$I_{IN} = -1 \text{ mA}$	-14	-13	-12	
CS_EN Voltage – Low	V <sub>CSE_low</sub>		-	-	0.9	V
CS_EN Current – Low	I <sub>CSE_low</sub>	$V_{CS\_EN} = 0.9 V$	1	-	-	μΑ
CS_EN Voltage - High	V <sub>CSE_high</sub>		2.1	-	-	V
CS_EN Current – High	I <sub>CSE_high</sub>	$V_{CS_{EN}} = 2.2 V$	-	-	10	μΑ
CS_EN Hysteresis Voltage	V <sub>CSE_hyst</sub>		-	0.2	-	V
CS_EN Clamp Voltage	V <sub>CSE_cl</sub>	I <sub>CS_EN</sub> = 1 mA	12	13	14	V
		$I_{CS_{EN}} = -1 \text{ mA}$	-14	-13	-12	

#### Table 7. SWITCHING CHARACTERISTICS (Note 9) (V\_D = 13 V, -40°C $\leq T_J \leq 150°C$ )

				Value		
Rating	Symbol	Conditions	Min	Тур	Max	Unit
Turn-On Delay Time	t <sub>d_on</sub>	$V_{IN}$ high to 20% $V_{OUT}\!,R_L$ = 6.5 $\Omega,T_J$ = 25°C	5	70	120	μs
Turn-Off Delay Time	t <sub>d_off</sub>	$V_{IN}$ low to 80% $V_{OUT},R_L$ = 6.5 $\Omega,T_J$ = 25°C	5	40	100	μs
Slew Rate On	dV <sub>out</sub> /dt <sub>on</sub>	20% to 80% V_OUT, $R_L$ = 6.5 $\Omega,T_J$ = 25°C	0.1	0.27	0.7	V/μs
Slew Rate Off	dV <sub>out</sub> /dt <sub>off</sub>	80% to 20% V <sub>OUT</sub> , R <sub>L</sub> = 6.5 $\Omega$ , T <sub>J</sub> = 25°C	0.1	0.35	0.7	V/μs
Turn–On Switching Loss (Note 9)	E <sub>on</sub>	$R_L = 6.5 \Omega$	-	0.15	0.32	mJ
Turn–Off Switching Loss (Note 9)	E <sub>off</sub>	$R_L = 6.5 \Omega$	-	0.1	0.32	mJ
Differential Pulse Skew, (t <sub>(OFF)</sub> - t <sub>(ON)</sub> ) see Figure 4 (Switching Characteristics)	t <sub>skew</sub>	R <sub>L</sub> = 6.5 Ω	-50	-	50	μs

9. Not subjected to production testing.

#### Table 8. OUTPUT DIODE CHARACTERISTICS

				Value		
Rating	Symbol	Conditions	Min	Тур	Max	Unit
Forward Voltage	V <sub>F</sub>	$I_{OUT}$ = -1 A, $T_J$ = 150°C, $V_F$ = $V_{OUT}$ - $V_D$	-	-	0.7	V

#### Table 9. PROTECTION FUNCTIONS (Note 10) (7 V $\leq$ V<sub>D</sub> $\leq$ 18 V; -40°C $\leq$ T<sub>J</sub> $\leq$ 150°C)

			Value			
Rating	Symbol	Conditions	Min	Тур	Max	Unit
Temperature Shutdown (Note 11)	T <sub>SD</sub>		150	175	200	°C
Temperature Shutdown Hysteresis (T <sub>SD</sub> – T <sub>R</sub> ) (Note 11)	T <sub>SD_hyst</sub>		-	7	-	°C
Reset Temperature (Note 11)	T <sub>R</sub>		T <sub>RS</sub> +1	T <sub>RS</sub> +7	-	°C
Thermal Reset of CS_Fault (Note 11)	T <sub>RCS</sub>		135	-	-	°C
Delta T Temperature Limit (Note 11)	T <sub>DELTA</sub>	$T_{J} = -40^{\circ}C, V_{D} = 13 V$	-	60	-	°C
DC Output Current Limit	I <sub>limH</sub>	V <sub>D</sub> = 13 V	9	18	27	А
		4 V < V <sub>D</sub> < 18 V	-	-	27	А
Short Circuit Current Limit during Thermal Cycling (Note 11)	I <sub>LIMTCycling</sub>	V <sub>D</sub> = 13 V T <sub>R</sub> < Tj < T <sub>TSD</sub>	-	6	-	A
Switch Off Output Clamp Voltage	V <sub>OUT_clamp</sub>	I <sub>OUT</sub> = 0.2 A, V <sub>IN</sub> = 0 V, L = 20 mH	V <sub>D</sub> – 41	V <sub>D</sub> – 46	V <sub>D</sub> - 52	V
Overvoltage Protection	V <sub>OV</sub>	V <sub>IN</sub> = 0 V, I <sub>D</sub> = 20 mA	41	46	52	V
Output Voltage Drop Limitation	V <sub>DS_ON</sub>	I <sub>OUT</sub> = 0.07 A	-	20	-	mV

10. To ensure long term reliability during overload or short circuit conditions, protection and related diagnostic signals must be used together with a fitting hardware & software strategy. If the device operates under abnormal conditions, this hardware & software solution must limit the duration and number of activation cycles.

11. Not subjected to production testing.

#### Table 10. OPEN–LOAD DETECTION (7 V $\leq$ V\_D $\leq$ 18 V, –40°C $\leq$ T\_J $\leq$ 150°C)

			Value			
Rating	Symbol	Conditions	Min	Тур	Max	Unit
Open-load Off State Detection Threshold	V <sub>OL</sub>	$V_{IN}$ = 0 V, $V_{CS}$ _EN = 5 V	2	-	4	V
Open-load Detection Delay at Turn Off	t <sub>d_OL_off</sub>		100	350	850	μs
Off State Output Current	I <sub>OLOFF1</sub>	V <sub>IN</sub> = 0 V, V <sub>OUT</sub> = V <sub>OL</sub>	-3	-	3	μΑ
Output rising edge to CS rising edge during open load	t <sub>d_OL</sub>	$V_{OUT}$ = 4 V, $V_{IN}$ = 0 V $V_{CS}$ = 90% of $V_{CS\_High}$	-	5	30	μs

#### Table 11. CURRENT SENSE CHARACTERISTICS (7 V $\leq$ V\_D $\leq$ 18 V, -40°C $\leq$ T\_J $\leq$ 150°C)

			Value			
Rating	Symbol	Conditions	Min	Тур	Max	Unit
Current Sense Ratio	K <sub>0</sub>	$I_{OUT}$ = 0.010 A, $V_{CS}$ = 0.5 V, $V_{CS}$ _EN = 5 V	350	_	930	
Current Sense Ratio	K <sub>1</sub>	$I_{OUT}$ = 0.025 A, $V_{CS}$ = 0.5 V, $V_{CS}$ _EN = 5 V	350	600	880	
Current Sense Ratio Drift (Note 13)	$\Delta K_1 / K_1$	$I_{OUT}$ = 0.025 A, $V_{CS}$ = 0.5 V, $V_{CS}$ _EN = 5 V	-25	_	15	%
Current Sense Ratio	K <sub>2</sub>	$I_{OUT} = 0.07 \text{ A}, V_{CS} = 4 \text{ V}, V_{CS}_{EN} = 5 \text{ V}$	350	570	800	
Current Sense Ratio Drift (Note 13)	$\Delta K_2 / K_2$	$I_{OUT} = 0.07 \text{ A}, V_{CS} = 4 \text{V}, V_{CS}_{EN} = 5 \text{ V}$	-20	_	10	%
Current Sense Ratio	K <sub>3</sub>	$I_{OUT} = 0.15 \text{ A}, V_{CS} = 4 \text{V}, V_{CS}_{EN} = 5 \text{ V}$	350	570	755	
Current Sense Ratio Drift (Note 13)	$\Delta K_3 / K_3$	$I_{OUT} = 0.15 \text{ A}, V_{CS} = 4 \text{V}, V_{CS}_{EN} = 5 \text{ V}$	-15	_	10	%
Current Sense Ratio	K <sub>4</sub>	$I_{OUT} = 0.7 \text{ A}, V_{CS} = 4 \text{ V}, V_{CS}_{EN} = 5 \text{ V}$	450	570	650	
Current Sense Ratio Drift (Note 13)	$\Delta K_4 / K_4$	$I_{OUT} = 0.7 \text{ A}, V_{CS} = 4 \text{V}, V_{CS}_{EN} = 5 \text{ V}$	-10	-	10	%
Current Sense Ratio	K <sub>5</sub>	$I_{OUT} = 2 \text{ A}, V_{CS} = 4 \text{ V}, V_{CS}_{EN} = 5 \text{ V}$	515	570	600	
Current Sense Ratio Drift (Note 13)	$\Delta K_5 / K_5$	$I_{OUT}$ = 2 A, $V_{CS}$ = 4V, $V_{CS}$ = 5 V	-5	-	5	%
Current Sense Leakage Current	CS <sub>llkg</sub>	$I_{OUT} = 0 \text{ A}, V_{CS} = 0 \text{ V}$ $V_{CS}_{EN} = 5 \text{ V}, V_{IN} = 0 \text{ V}$	-	_	1	μA
		$I_{OUT} = 0 \text{ A}, V_{CS} = 0 \text{ V}$ $V_{CS_{EN}} = 5 \text{ V}, V_{IN} = 5 \text{ V}$	-	-	2	
		$I_{OUT} = 2 \text{ A}, \text{ V}_{CS} = 0 \text{ V}$ $\text{V}_{CS\_EN} = 0 \text{ V}, \text{ V}_{IN} = 5 \text{ V},$	-	-	0.5	
CS Max Voltage	CS <sub>Max</sub>	$V_{D} = 7 \text{ V}, V_{IN} = 5 \text{ V}, R_{CS} = 10 \text{ k}\Omega,$ $I_{OUT} = 2 \text{ A}, V_{CS}_{EN} = 5 \text{ V}$	5	-	7	V
Current Sense Voltage in Fault Con- dition (Note 12)	V <sub>CS_fault</sub>	$V_{D}$ = 13 V, $V_{IN}$ = 0 V, $R_{CS}$ = 1 k, $V_{OUT}$ = 4 V, $V_{CS\_EN}$ = 5 V	-	10	-	V
Current Sense Current in Fault Con- dition (Note 12)	I <sub>CS_fault</sub>	$V_{D} = 13 \text{ V}, V_{CS} = 5 \text{ V}, V_{IN} = 0 \text{ V}, V_{OUT} = 4 \text{ V}, V_{CS_EN} = 5 \text{ V}$	7	20	30	mA
Output Saturation Current (Note 13)	I <sub>OUT_sat</sub>	$V_D = 7 V, V_{CS} = 4 V, V_{IN} = 5 V, T_J = 150^{\circ}C, V_{CS_EN} = 5 V$	2.4	-	-	A
CS_EN High to CS High Delay Time	t <sub>CS_High1</sub>		-	-	100	μs
CS_EN Low to CS Low Delay Time	t <sub>CS_Low1</sub>		-	5	25	μs
V <sub>in</sub> High to CS High Delay Time	t <sub>CS_High2</sub>	$V_{IN} = 0$ to 5 V, $V_{CS} = 1$ KΩ, $R_{L} = 6.5$ Ω	-	100	250	μs
V <sub>in</sub> Low to CS Low Delay Time	t <sub>CS_Low2</sub>	$V_{IN}$ = 5 to 0 V, $V_{CS}_{EN}$ = 5 V, R <sub>CS</sub> = 1 kΩ, R <sub>L</sub> = 6.5 Ω	-	50	250	μs
Delay Time I <sub>D</sub> Rising Edge to Rising Edge of CS	$\Delta t_{CS_High2}$	$V_{IN}$ = 5 V, $V_{CS EN}$ = 5 V R <sub>CS</sub> = 1 k $\Omega$ , I <sub>CS</sub> = 90% of I <sub>CS</sub> Max	-	-	100	μs


12. The following fault conditions included are: Over-temperature, Power Limitation, and OFF State Open-Load Detection. 13. Not subjected to production testing. For more information, refer to the AND9733–D Application Note.

#### Table 12. TRUTH TABLE

Conditions	Input	Output	CS (V <sub>CS_EN</sub> = 5 V) (Note 14)
Normal Operation	L H	L H	0 I <sub>CS</sub> = I <sub>OUT</sub> /K <sub>NOMINAL</sub>
Overtemperature	L H	L	0 V <sub>CS_fault</sub>
Undervoltage	L H	L	0 0
Overload	H H	H (no active current mgmt) Cycling (active current mgmt)	I <sub>CS</sub> = I <sub>OUT</sub> /K <sub>NOMINAL</sub> V <sub>CS_fault</sub>
Short circuit to Ground	L H	L	0 V <sub>CS_fault</sub>
OFF State Open Load	L	н	V <sub>CS_fault</sub>

14. If V<sub>CS\_EN</sub> is low, the Current Sense output is at a high impedance, its potential depends on leakage currents and external circuitry.

#### WAVEFORMS AND GRAPHS










Figure 5. Normal Operation with Current Sense Timing Characteristics








Figure 7. OFF-State Open-Load Flag Delay Timing




Figure 8. Off-State Open-Load with Added External Components





Figure 9. Voltage Drop Limitation for  $V_{\text{DS}\_\text{ON}}$ 






Figure 11. Current Sense Ratio Drift vs. Load Current




Figure 12. Short to GND or Overload







Figure 13. How  $\rm T_J$  progresses During Short to GND or Overload











#### **TYPICAL CHARACTERISTICS**









#### 0.40 220 V<sub>D</sub> = 13.5 V 0.35 I<sub>OUT</sub> = 2.0 A 200 0.30 0.25 0.20 0.20 0.15 0.10 0.30 180 160 R<sub>ON</sub> (mΩ) 140 120 100 0.10 80 0.05 60 0 40 -40 -20 80 100 120 40 60 80 100 120 0 20 40 60 140 -40 -20 0 20 140 TEMPERATURE (°C) TEMPERATURE (°C) Figure 22. Hysteresis Input Voltage vs. Figure 23. R<sub>ON</sub> vs. Temperature Temperature 3.30 340 320 $I_{OUT} = 2.0 \text{ A}$ 300 280 3.25 260 240 $T_J = 150^{\circ}C$ 220 R<sub>ON</sub> (mΩ) € ^∩ 3.20 T<sub>J</sub> = 125°C 200 180 160 140 $T_J = 25^{\circ}C$ 120 3.15 100 $T_J = -40^{\circ}C$ 80 60 40 3.10 7 11 15 19 23 27 -20 3 -40 0 20 40 60 80 100 120 140 TEMPERATURE (°C) $V_D(V)$ Figure 24. $R_{ON}$ vs. $V_D$ Voltage Figure 25. Undervoltage Shutdown vs. Temperature 0.7 0.7 V<sub>D</sub> = 13 V V<sub>D</sub> = 13 V 0.6 0.6 $R_{LOAD} = 6.5 \Omega$ $R_{LOAD} = 6.5 \Omega$ 0.5 0.5 dV<sub>OUT</sub>/dt<sub>on</sub> (V/µs) dV<sub>OUT</sub>/dt<sub>on</sub> (V/µs) 0.4 0.4 0.3 0.3 0.2 0.2 0.1 0.1 0 0 80 100 120 60 80 100 -40 -20 0 20 40 60 140 -40 -20 0 20 40 120 140 TEMPERATURE (°C) TEMPERATURE (°C) Figure 26. Slew Rate ON vs. Temperature

#### **TYPICAL CHARACTERISTICS**


Figure 27. Slew Rate OFF vs. Temperature















Figure 30. CS\_EN Threshold Low vs. Temperature



vs. Temperature




Figure 31. CS\_EN Clamp Voltage (Positive) vs. Temperature

ISO Test Severity 7637-2:2011(E)		rity Levels				
Test Pulse	III	IV	Delays and Impedance	# of Pulses or Test Time	Pulse / Burst Rep. Time	
1	-112	-150	2 ms, 10 Ω	500 pulses	0.5 s	
2a	+55	+112	0.05 ms, 2 $\Omega$	500 pulses	0.5 s	
3a	-165	-220	0.1 μs, 50 Ω	1 h	100 ms	
3b	+112	+150	0.1 μs, 50 Ω	1 h	100 ms	
ISO	Test Results					
7637-2:2011(E) Test Pulse	Ш	IV				
1		А				
2a		С				
3a		А				
3b		А				
Class			Functio	onal Status		
А	All functions of a device perform as designed during and after exposure to disturbance.					
В	All functions of a device perform as designed during exposure. However, one or more of them can go beyond specified tolerance. All functions return automatically to within normal limits after exposure is removed. Memory functions shall remain class A.					
С	One or more functions of a device do not perform as designed during exposure but return automatically to normal operation after exposure is removed.					
D	One or more functions of a device do not perform as designed during exposure and do not return to normal operation until exposure is removed and the device is reset by simple "operator/use" action.					
Е	One or more functions of a device do not perform as designed during and after exposure and cannot be returned to proper operation without replacing the device.					

#### Table 13. ISO 7637-2: 2011(E) PULSE TEST RESULTS

#### **APPLICATION INFORMATION**




Figure 33. Application Schematic

#### Loss of Ground Protection

When device or ECU ground connection is lost and load is still connected to ground, the device will turn the output OFF. In loss of ground state, the output stage is held OFF independent of the state of the input. Input resistors are recommended between the device and microcontroller.

#### **Undervoltage Protection**

The device has two under-voltage threshold levels,  $V_{D\_MIN}$  and  $V_{UV}$ . Switching function (ON/OFF) requires supply voltage to be at least  $V_{D\_MIN}$ . The device features a lower supply threshold  $V_{UV}$ , above which the output can remain in ON state. While all protection functions are guaranteed when the switch is ON, diagnostic functions are operational only within nominal supply voltage range  $V_D$ .




Figure 34. Undervoltage Behavior

#### **Overvoltage Protection**

The NCV84120 has two Zener diodes  $Z_{VD}$  and  $Z_{CS}$ , which provide integrated overvoltage protection.  $Z_{VD}$ protects the logic block by clamping the voltage between supply pin  $V_D$  and ground pin GND to  $V_{ZVD}$ .  $Z_{CS}$  limits voltage at current sense pin CS to  $V_D - V_{ZCS}$ . The output power MOSFET's output clamping diodes provide protection by clamping the voltage across the MOSFET (between  $V_D$  pin and OUT pin) to  $V_{CLAMP}$ . During overvoltage protection, current flowing through  $Z_{VD}$ ,  $Z_{CS}$ and the output clamp must be limited. Load impedance  $Z_L$ limits the current in the body diode  $Z_{Body}$ . In order to limit the current in  $Z_{VD}$  a resistor,  $R_{GND}$  (150  $\Omega$ ), is required in the GND path. External resistors  $R_{CS}$  and  $R_{SENSE}$  limit the current flowing through  $Z_{CS}$  and out of the CS pin into the micro-controller I/O pin. With RGND, the GND pin voltage is elevated to  $V_D - V_{ZVD}$  when the supply voltage  $V_D$  rises above  $V_{ZVD}$ . ESD diodes  $Z_{ESD}$  pull up the voltage at logic pins IN, CS\_EN close to the GND pin voltage  $V_D - V_{ZVD}$ . External resistors  $R_{IN}$ , and  $R_{CS}$ \_EN are required to limit the current flowing out of the logic pins into the micro-controller I/O pins. During overvoltage exposure, the device transitions into a self-protection state, with automatic recovery after the supply voltage comes back to the normal operating range. The specified parameters as well as short circuit robustness and energy capability cannot be guaranteed during overvoltage exposure.

#### **Reverse Battery Protection**

Solution 1: Resistor in the GND line only (no parallel Diode)

The following calculations are true for any type of load. In the case for no diode in parallel with  $R_{GND}$ , the calculations below explain how to size the resistor.

Consider the following parameters:

 $-I_{GND}$  Maximum = 200 mA for up to  $-V_D$  = 32 V.

Where  $-I_{GND}$  is the DC reverse current through the GND pin and  $-V_D$  is the DC reverse battery voltage.

$$-I_{GND} = \frac{-V_D}{R_{GND}}$$
 (eq. 1)

Since this resistor can be used amongst multiple High–Side devices, please take note the sum of the maximum active GND currents ( $I_{GND(On)max}$ ) for each device when sizing the resistor. Please note that if the microprocessor GND is not shared by the device GND, then  $R_{GND}$  produces a shift of ( $I_{GND(On)max} \times R_{GND}$ ) in the input thresholds and CS output values. If the calculated power dissipation leads to too large of a resistor size or several devices have to share the same resistor, please look at the second solution for Reverse Battery Protection. Refer to Figure 34 for selecting the proper  $R_{GND}$ .

### Normal Operation VIN = 5 V, Reverse Battery = 32 V




Figure 35. Reverse Battery R<sub>GND</sub> Considerations

#### **Overload Protection**

Current limitation as well as overtemperature shutdown mechanisms are integrated into NCV84120 to provide protection from overload conditions such as bulb inrush or short to ground.

#### **Current Limitation**

In case of overload, NCV84120 limits the current in the output power MOSFET to a safe value. Due to high power dissipation during current limitation, the device's junction temperature increases rapidly. In order to protect the device, the output driver is shut down by one of the two overtemperature protection mechanisms. The output current limit is dependent on the device temperature, and will fold back once the die reaches thermal shutdown. If the input remains active during the shutdown, the output power MOSFET will automatically be re-activated after a minimum OFF time or when the junction temperature returns to a safe level.

#### **Output Clamping with Inductive Load Switch Off**

The output voltage Vour drops below GND potential when switching off inductive loads. This is because the inductance develops a negative voltage across the load in response to a decaying current. The integrated clamp of the device clamps the negative output voltage to a certain level relative to the supply voltage VBAT. During output clamping with inductive load switch off, the energy stored in the inductance is rapidly dissipated in the device resulting in high power dissipation. This is a stressful condition for the device and the maximum energy allowed for a given load inductance should not be exceeded in any application.




Figure 37. Maximum Switch–Off Current vs. Load Inductance, V<sub>D</sub> = 13.5 V; R<sub>L</sub> = 0  $\Omega$ 

#### Inverse Current:

When the output voltage  $V_{OUT}$  rises above the supply voltage  $V_D$ , the output power MOSFET's integral body diode will be forward biased causing a current flow from the OUT pin to the  $V_D$  pin. The device does not provide any protection function such as current limitation or overtemperature shutdown.

#### Underload Detection in ON State

An underload condition in ON state is indicated by reducing the sense output current to a very minimal current. In order to detect an underload condition, NCV84090 performs a real-time monitoring of the load current. In case the output current falls below a specified threshold level  $(I_{OL})$ , the current sense output current is reduced to a very low value  $(I_{OL})$ . This mechanism helps to overcome a high absolute tolerance of the current sense signal at very low load current and to implement an accurate underload detection threshold.

#### **Open Load Detection in OFF State**

Open load diagnosis in OFF state can be performed by activating an external resistive pull-up path ( $R_{PU}$ ) to  $V_{BAT}$ . To calculate the pull-up resistance, external leakage currents (designed pull-down resistance, humidity-induced leakage etc) as well as the open load threshold voltage  $V_{OL}$  have to be taken into account.





Figure 38. Off State Open Load Detection Circuit

#### **Current Sense in PWM Mode**

When operating in PWM mode, the current sense functionality can be used, but the timing of the input signal and the response time of the current sense need to be considered. When operating in PWM mode, the following performance is to be expected. The CS\_EN pin should be held high to eliminate any unnecessary delay time to the circuit. When  $V_{IN}$  switches from low to high, there will be a typical delay ( $t_{CS\_High2}$ ) before the current sense responds. Once this timing delay has passed, the rise time of the current sense output ( $\Delta t_{CS\_High2}$ ) also needs to be considered. When  $V_{IN}$  switches from high to low a delay time ( $t_{CS\_Low1}$ ) needs to be considered. As long as these timing delays are allowed, the current sense pin can be operated in PWM mode.

#### PACKAGE AND PCB THERMAL DATA








Figure 40. Junction to Ambient Transient Thermal Impedance (2 cm<sup>2</sup> Cu Area)

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2				
the right to make changes without furth purpose, nor does <b>onsemi</b> assume ar	onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.						

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2			

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Switch ICs - Power Distribution category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

TLE6232GP NCP45520IMNTWG-L VND5E004ATR-E FPF1018 DS1222 NCV380HMUAJAATBG SZNCP3712ASNT3G NCP45520IMNTWG-H VND5004ATR-E AP22811BW5-7 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 TS13011-QFNR NCV459MNWTBG NCP4545IMNTWG-L NCV8412ASTT1G NCV8412ASTT3G FPF2260ATMX SLG5NT1765V SLG5NT1757V NCP45780IMN24RTWG AP2151AMP-13 NCP45540IMNTWG-L TPS2022P FPF2495BUCX NCP45650IMNTWG NCV8412ADDR2G DK5V100R20S BTS7020-2EPA BTT6100-2ERA BTS71220-4ESA DK5V100R15M WS3220C9-9/TR AW32405CSR BTT6030-2ERA TLE75602-ESH BTS5200-4EKA DK5V150R25M DK5V45R25 DK5V100R25S AW35206FOR BTS7120-2EPA TLE75008-ESD BTS7040-1EPA BTT6030-1ERA DK5V60R10S DK5V45R25S DK5V60R10 DK5V45R15S