ON Semiconductor

Is Now

onsemi™

To learn more about onsemi™, please visit our website at
www.onsemi.com

Self-Protected Low Side Driver with In-Rush Current Management

NCV8412, NCV8412D

The NCV8412 is a three terminal protected Low−Side Smart Discrete FET. The protection features include Delta Thermal Shutdown, overcurrent, overtemperature, ESD and integrated Drain−to−Gate clamping for overvoltage protection. The device also offers fault indication via the gate pin. This device is suitable for harsh automotive environments.

Features
- Short−Circuit Protection with In−Rush Current Management
- Delta Thermal Shutdown
- Thermal Shutdown with Automatic Restart
- Overvoltage Protection
- Integrated Clamp for Overvoltage Protection and Inductive Switching
- ESD Protection
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q101 Grade 1 Qualified and PPAP Capable
- These Devices are Pb−Free and are RoHS Compliant

Typical Applications
- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive/Industrial

Figure 1. Block Diagram

ON Semiconductor®

V_{DSS} (Clamped)	$R_{DS(ON)}$ TYP	I_D MAX (Limited)
42 V	145 mΩ @ 10 V	5.9 A

SOT−223 (TO−261)
CASE 318E

SOIC−8 NB
CASE 751

MARKING DIAGRAM

A   = Assembly Location
L   = Wafer Lot
Y   = Year
W   = Work Week
8412A or 8412AD
        = Specific Device Code
▪   = Pb−Free Package
(Note: Microdot may be in either location)

ORDERING INFORMATION
See detailed ordering and shipping information on page 13 of this data sheet.

December, 2020 − Rev. 1

Publication Order Number:
NCV8412/D

MAXIMUM RATINGS

| Rating		Symbol	Value	Unit
Drain−to−Source Voltage Internally Clamped		V_{DSS}	42	V
Drain−to−Gate Voltage Internally Clamped		V_{DG}	42	V
Gate−to−Source Voltage		V_{GS}	± 14	V
Drain Current − Continuous		I_D	Internally Limited	
Total Power Dissipation (SOT−223)	@ T_A = 25°C (Note 1) @ T_A = 25°C (Note 2)	P_D	1.28 2.19	W
Power Dissipation per Channel (SOIC−8 Dual), both channels loaded equally @ T_A = 25°C (Note 1) @ T_A = 25°C (Note 2)		P_D	0.57 0.78	W
Total Power Dissipation (SOIC−8 Dual), only one channel loaded	@ T_A = 25°C (Note 1) @ T_A = 25°C (Note 2)	P_D	0.93 1.20	W
Thermal Resistance (SOT−223)	Junction−to−Ambient (Note 1) Junction−to−Ambient (Note 2) Junction−to−Case (Soldering Point)	$R_{\theta JA}$ $R_{\theta JA}$ $R_{\theta JS}$	97.0 57.0 7.9	°C/W
Thermal Resistance (SOIC−8 Dual), both channels loaded equally	Junction−to−Ambient (Note 1) Junction−to−Ambient (Note 2) Junction−to−Case (Soldering Point)	$R_{\theta JA}$ $R_{\theta JA}$ $R_{\theta JS}$	107.8 79.4 29.0	°C/W
Thermal Resistance (SOIC−8 Dual), only one channel loaded	Junction−to−Ambient (Note 1) Junction−to−Ambient (Note 2) Junction−to−Case (Soldering Point)	$R_{\theta JA}$ $R_{\theta JA}$ $R_{\theta JS}$	133.6 103.8 29.1	°C/W
Single Pulse Inductive Load Switching Energy (L = 50 mH, I_{Lpeak} = 2 A, V_{GS} = 5 V, R_G = 25 Ω, T_{Jstart} = 25°C)		E_{AS}	100	mJ
Load Dump Voltage	(V_{GS} = 0 and 10 V, R_L = 22 Ω) (Note 3)	U_S*	55	V
Operating Junction Temperature		T_J	−40 to 150	°C
Storage Temperature		$T_{storage}$	−55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. Mounted onto a 80 x 80 x 1.6 mm single layer FR4 board (100 sq mm, 1 oz. Cu, steady state)
2. Mounted onto a 80 x 80 x 1.6 mm single layer FR4 board (645 sq mm, 1 oz. Cu, steady state)
3. Load Dump Test B (with centralized load dump suppression) according to ISO16750−2 standard. Guaranteed by design. Not tested in production. Passed Class C according to ISO16750−1.

ESD ELECTRICAL CHARACTERISTICS (Notes 4, 5)

Parameter	Test Condition	Symbol	Min	Typ	Max	Unit
Electro−Static Discharge Capability	Human Body Model (HBM)	ESD	4000			V
	Charged Device Model (CDM)		1000			

4. Not tested in production.
5. This device series incorporates ESD protection and is tested by the following methods:
   ESD Human Body Model tested per AEC−Q100−002 (JS−001−2017)
   Field Induced Charge Device Model ESD characterization is not performed on plastic molded packages with body sizes smaller than 2 x 2 mm due to the inability of a small package body to acquire and retain enough charge to meet the minimum CDM discharge current waveform characteristic defined in JEDEC JS−002−2018.

Figure 2. Voltage and Current Convention

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Test Condition	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain−to−Source Clamped Breakdown Voltage	V_{GS} = 0 V, I_D = 10 mA	$V_{(BR)DSS}$	42	44	49	V
	V_{GS} = 0 V, I_D = 10 mA, T_J = 150°C (Note 6)		39	42	49	
Zero Gate Voltage Drain Current	V_{GS} = 0 V, V_{DS} = 32 V	I_{DSS}		0.7	4.0	μA
	V_{GS} = 0 V, V_{DS} = 32 V, T_J = 150°C (Note 6)			2.3	20	
Gate Input Current	V_{GS} = 5 V, V_{DS} = 0 V	I_{GSS}		52	72	μA
ON CHARACTERISTICS						
Gate Threshold Voltage	V_{GS} = V_{DS}, I_D = 150 μA	$V_{GS(th)}$	1.0	1.6	2.2	V
Gate Threshold Temperature Coefficient	V_{GS} = V_{DS}, I_D = 150 μA (Note 6)	$V_{GS(th)}/T_J$		3.1		mV/°C
Static Drain−to−Source On Resistance	V_{GS} = 10 V, I_D = 1.7 A	$R_{DS(ON)}$		145	200	mΩ
	V_{GS} = 10 V, I_D = 1.7 A, T_J = 150°C (Note 6)			255	400	
	V_{GS} = 5.0 V, I_D = 1.7 A			180	230	
	V_{GS} = 5.0 V, I_D = 1.7 A, T_J = 150°C (Note 6)			310	460	
	V_{GS} = 5.0 V, I_D = 0.5 A			180	230	
	V_{GS} = 5.0 V, I_D = 0.5 A, T_J = 150°C (Note 6)			305	460	
Source−to−Drain Forward On Voltage	I_S = 7 A, V_{GS} = 0 V	V_{SD}		0.95	1.2	V
SWITCHING CHARACTERISTICS (Note 6)						
Turn−On Time (10% V_{GS} to 90% I_D)		t_{ON}		20	31	μs
Turn−On Rise Time (10% I_D to 90% I_D)		t_{rise}		14	25	μs
Turn−Off Time (90% V_{GS} to 10% I_D)	V_{GS} = 0 V to 10 V, V_{DD} = 12 V, I_D = 1 A	t_{OFF}		96	140	μs
Turn−Off Fall Time (90% I_D to 10% I_D)		t_{fall}		37	50	μs
Slew Rate On (80% V_{DS} to 50% V_{DS})		$-dV_{DS}/dt_{ON}$	0.45	1.0		V/μs
Slew Rate Off (50% V_{DS} to 80% V_{DS})		dV_{DS}/dt_{OFF}	0.3	0.4		V/μs
SELF PROTECTION CHARACTERISTICS						
Current Limit	V_{DS} = 10 V, V_{GS} = 5.0 V	I_{LIM}	3.3	4.4	5.6	A
	V_{DS} = 10 V, V_{GS} = 5.0 V, T_J = 150°C (Note 6)		3.3	4.0	4.9	
	V_{DS} = 10 V, V_{GS} = 10 V (Note 6)		2.6	3.9	5.9	
	V_{DS} = 10 V, V_{GS} = 10 V, T_J = 150°C (Note 6)		2.3	3.5	5.0	
Temperature Limit (Turn−Off)	V_{GS} = 5.0 V (Note 6)	$T_{LIM(OFF)}$	150	175	190	°C
Thermal Hysteresis		$\Delta T_{LIM(ON)}$		15		
Temperature Limit (Turn−Off)	V_{GS} = 10 V (Note 6)	$T_{LIM(OFF)}$	150	185	200	
Thermal Hysteresis		$\Delta T_{LIM(ON)}$		15		
GATE INPUT CHARACTERISTICS (Note 6)						
Device ON Gate Input Current	V_{GS} = 5 V, V_{DS} = 10 V, I_D = 1 A	I_{GON}	25	52	72	μA
	V_{GS} = 10 V, V_{DS} = 10 V, I_D = 1 A		250	333	480	
Current Limit Gate Input Current	V_{GS} = 5 V, V_{DS} = 10 V	I_{GCL}	35	65	96	
	V_{GS} = 10 V, V_{DS} = 10 V		200	390	540	
Thermal Limit Gate Input Current	V_{GS} = 5 V, V_{DS} = 10 V, I_D = 0 A	I_{GTL}	550	630	750	
	V_{GS} = 10 V, V_{DS} = 10 V, I_D = 0 A		1350	1500	1650	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
6. Not tested in production.

TYPICAL PERFORMANCE CURVES

Figure 3. Single Pulse Maximum Switch−off
Current vs. Load Inductance

Figure 4. Single Pulse Maximum Switching
Energy vs. Load Inductance

Figure 5. Single Pulse Maximum Inductive
Switch−off Current vs. Time in Clamp

Figure 6. Single Pulse Maximum Inductive
Switching Energy vs. Time in Clamp

Figure 7. On−state Output Characteristics

Figure 8. Transfer Characteristics

TYPICAL PERFORMANCE CURVES

Figure 9. R$_{DS(on)}$ vs. Gate–Source Voltage

Figure 10. R$_{DS(on)}$ vs. Drain Current

Figure 11. Normalized R$_{DS(on)}$ vs. Temperature

Figure 12. Current Limit vs. Gate–Source Voltage

Figure 13. Current Limit vs. Junction Temperature

Figure 14. Drain–to–Source Leakage Current

TYPICAL PERFORMANCE CURVES

Figure 15. Normalized Threshold Voltage vs. Temperature

Figure 16. Source−Drain Diode Forward Characteristics

Figure 17. Resistive Load Switching Time vs. Gate−Source Voltage

Figure 18. Resistive Load Switching Drain−Source Voltage Slope vs. Gate−Source Voltage

Figure 19. Resistive Load Switching Time vs. Gate Resistance

Figure 20. Drain−Source Voltage Slope during Turn On and Turn Off vs. Gate Resistance

TYPICAL PERFORMANCE CURVES

Figure 21. R$_{\theta JA}$ vs. Copper Area – SOT–223

Figure 22. R$_{\theta JA}$ vs. Copper Area – SOIC–8 Dual

Figure 23. Transient Thermal Resistance – SOT–223

TYPICAL PERFORMANCE CURVES

Figure 24. Transient Thermal Resistance – SOIC–8 Dual, only 1 channel loaded


Figure 25. Transient Thermal Resistance – SOIC–8 Dual, both channels loaded equally

NCV8412, NCV8412D

APPLICATION INFORMATION

Circuit Protection Features

The NCV8412 has three main protections. Current Limit, Thermal Shutdown and Delta Thermal Shutdown. These protections establish robustness of the NCV8412.

Current Limit and Short Circuit Protection

The NCV8412 has current sense element. In the event that the drain current reaches designed current limit level, integrated Current Limit protection establishes its constant level.

Delta Thermal Shutdown

Delta Thermal Shutdown (DTSD) Protection increases higher reliability of the NCV8412. DTSD consist of two independent temperature sensors – cold and hot sensors. The NCV8412 establishes a slow junction temperature rise by sensing the difference between the hot and cold sensors. ON/OFF output cycling is designed with hysteresis that results in a controlled saw tooth temperature profile (Figure 27). The die temperature slowly rises (DTSD) until the absolute temperature shutdown (TSD) is reached around 175°C.

Thermal Shutdown with Automatic Restart

Internal Thermal Shutdown (TSD) circuitry is provided to protect the NCV8412 in the event that the maximum junction temperature is exceeded. When activated at typically 175°C, the NCV8412 turns off. This feature is provided to prevent failures from accidental overheating.

EMC Performance

If better EMC performance is needed, connect a small ceramic capacitor to the drain pin as close to the device as possible according to Figure 26.


Figure 26. EMC Capacitor Placement

TEST CIRCUITS AND WAVEFORMS


Figure 27. Overload Protection Behavior

Figure 28. Resistive Load Switching Test Circuit

Figure 29. Resistive Load Switching Waveforms

**Figure 30. Inductive Load Switching Test Circuit**

**Figure 31. Inductive Load Switching Waveforms**

DEVICE ORDERING INFORMATION

| Device	Marking	Package	Shipping[†]
NCV8412ASTT1G	8412A	SOT−223 (Pb−Free)	1,000 / Tape & Reel
NCV8412ASTT3G	8412A	SOT−223 (Pb−Free)	1,000 / Tape & Reel
NCV8412ADDR2G	8412AD	SOIC−8 (Pb−Free)	2,500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCV8412, NCV8412D

PACKAGE DIMENSIONS

SOT–223 (TO–261)
CASE 318E–04
ISSUE R

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
4. DATUMS A AND B ARE DETERMINED AT DATUM H.
5. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS b AND b1.

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	1.50	1.63	1.75
A1	0.02	0.06	0.10
b	0.60	0.75	0.89
b1	2.90	3.06	3.20
c	0.24	0.29	0.35
D	6.30	6.50	6.70
E	3.30	3.50	3.70
e	2.30 BSC		
L	0.20	---	---
L1	1.50	1.75	2.00
He	6.70	7.00	7.30
θ	0°	---	10°

TOP VIEW

⊕ 0.10 Ⓜ C A B

NOTE 5

SIDE VIEW

⌓ 0.10 C

FRONT VIEW

SEE DETAIL A

DETAIL A

RECOMMENDED MOUNTING FOOTPRINT

3.80
2.00
6.30
3× 2.00
2.30 PITCH
3× 1.50

PACKAGE DIMENSIONS

SOIC−8 NB
CASE 751−07
ISSUE AK

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW STANDARD IS 751−07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

STYLE 11:
PIN 1. SOURCE 1
    2. GATE 1
    3. SOURCE 2
    4. GATE 2
    5. DRAIN 2
    6. DRAIN 2
    7. DRAIN 1
    8. DRAIN 1

SOLDERING FOOTPRINT*

SCALE 6:1 $\left(\dfrac{mm}{inches}\right)$

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

◊

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Switch ICs - Power Distribution *category:*

Click to view products by ON Semiconductor *manufacturer:*

Other Similar products are found below :

TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG FPF2260ATMX U6513A MIC2012YM-TR NCP45780IMN24RTWG AP22953CW12-7 MAX14919AUP+T MAX14919ATP+ KTS1697AEOAB-TR TCK207AN,LF BD2227G-LBTR TCK126BG,LF XC8111AA010R-G MPQ5072GG-AEC1-P TCK128BG,LF XC8110AA018R-G XC8110AA010R-G XC8111AA018R-G MC33882PEP TPS2104DBVR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2015-1.2YM6 TR MIC2075-2YM MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G TCK105G,LF(S AP2411S-13 AP2151DSG-13 AP2172MPG-13 MIC94094YC6-TR MIC94093YC6-TR MIC94064YC6-TR MIC94061YMT-TR