Linear Regulator - Low Dropout, Very Low Iq, Reset, Delay Reset

150 mA

The NCV8665 is a precision 5.0 V fixed output, low dropout integrated voltage regulator with an output current capability of 150 mA. Careful management of light load current consumption, combined with a low leakage process, achieve a typical quiescent ground current of 30 μ A.

NCV8665 is pin for pin compatible with the NCV8675 and the NCV4275 and it could replace this part when lower output current, and very low quiescent current is required.

The output voltage is accurate within $\pm 2.0\%$, and maximum dropout voltage is 600 mV at full rated load current.

It is internally protected against 45 V input transients, input supply reversal, output overcurrent faults, and excess die temperature. No external components are required to enable these features. **Features**

- 5 V Fixed Output (3.3 V and 2.5 V Versions are Also Available)
- ±2.0% Output Accuracy, Over Full Temperature Range
- 40 μ A Maximum Quiescent Current at I_{OUT} = 100 μ A
- 600 mV Maximum Dropout Voltage at 150 mA Load Current
- Wide Input Voltage Operating Range of 5.5 V to 45 V
- Internal Fault Protection
 - ♦ -42 V Reverse Voltage
 - Short Circuit
 - Thermal Overload
- NCV Prefix for Automotive and Other Applications Requiring Site and Control Changes
- These are Pb-Free Devices





Figure 1. Block Diagram



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



PIN CONNECTIONS

D ² PAK		S	OIC-8
Pin	1. V _{IN} 2. RO	Pin	1. V _{IN} 2. RO
Tab,	3. GND* 4. D		3. D 4. V _{OUT}
* Tab is	5. V _{OUT} s connected to P	in 3	5–8. GND

ORDERING INFORMATION

See detailed ordering and shipping information in the dimensions section on page 9 of this data sheet.

PIN DESCRIPTIONS

Symbol	Function
V _{IN}	Unregulated input voltage; 5.5 V to 45 V; Battery Input Voltage. Bypass to GND with a 0.1 μ F ceramic capacitor.
R _O	Reset Output; open collector active Reset (Accurate when $V_{OUT} > 1.0 V$)
GND	Ground; Pin 3 internally connected to Tab
D	Reset Delay; timing capacitor to GND for Reset Delay function
VOUT	Output; ±2.0%, 150 mA. 10 μ F, ESR < 16 Ω

ABSOLUTE MAXIMUM RATINGS

Pin Symbol, Parameter	Symbol	Min	Max	Unit
V _{IN} , DC Input Voltage	V _{IN}	-42	+45	V
V _{OUT} , DC Voltage	V _{OUT}	-0.3	+16	V
Reset Output Voltage	V _{RO}	-0.3	25	V
Reset Output Current	I _{RO}	-5.0	5.0	mA
Reset Delay Voltage	V _D	-0.3	7.0	V
Reset Delay Current	۱ _D	-2.0	2.0	mA
Storage Temperature	T _{STG}	-55	+150	°C
ESD Capability, Human body Model (Note 1)	V _{ESDHB}	4000		V
ESD Capability, Machine Model (Note 1)	V _{ESDMM}	200		V
Moisture Sensitivity Level	MSL		1	-

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model (HBM) tested per AEC-Q100-002 (EIA/JESD22-A 114C) ESD Machine Model (MM) tested per AEC-Q100-003 (EIA/JESD22-A 115C)

2. Latchup Current Maximum Rating: ≤ 100 mA per JEDEC standard: JESD78.

OPERATING RANGE

Pin Symbol, Parameter	Symbol	Min	Мах	Unit
Input Voltage Operating Range	V _{IN}	5.5	45	V
Junction Temperature	TJ	-40	150	°C

THERMAL RESISTANCE

Parameter		Symbol	Min	Max	Unit
Junction to Ambient (Note 3)	D ² PAK	$R_{\theta JA}$	-	85.4	
Junction to Case (Note 3)	D ² PAK	$R_{\theta JC}$	-	6.8	°C/W
Junction to Ambient (Note 4)	SOIC-8	$R_{\theta JA}$	-	138	-0/00
Junction to Lead 6 (Note 4)	SOIC-8	$\Psi_{\theta JL6}$	-	21	

3. As mounted on a 35x35x1mm FR4 PCB with a single layer of 100 mm² of 1 oz copper heat spreading area.

4. As mounted on a 35x35x1mm FR4 PCB with a single layer of 100 mm² of 1 oz copper heat spreading area including traces directly connected to the leads.

Pb SOLDERING TEMPERATURE AND MSL

Parameter	Symbol	Min	Мах	Unit
Lead Temperature Soldering Reflow (SMD styles only), Pb-Free (Note 5)	T _{sld}	-	265 pk	°C
MSL, 8-Lead EP, LS Temperature 260°C	MSL	1		-

5. This device series incorporates ESD protection and exceeds the following ratings:

Human Body Model (HBM) \leq 2.0 kV per JEDEC standard: JESD22–A114. Machine Model (MM) \leq 200 V per JEDEC standard: JESD22–A115.

ELECTRICAL CHARACTERISTICS V_{IN} = 13.5 V, T_J = -40°C to +150°C, unless otherwise specified

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
OUTPUT						
Output Voltage	V _{OUT}	0.1 mA \leq I_{OUT} \leq 150 mA (Note 6) 6 V \leq V $_{IN}$ \leq 28 V	4.900	5.000	5.100	V
Output Voltage	V _{OUT}	$\begin{array}{l} 0 \text{ mA} \leq I_{OUT} \leq 150 \text{ mA} \\ 5.5 \text{ V} \leq V_{IN} \leq 28 \text{ V} \\ -40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C} \end{array}$	4.900	5.000	5.100	V
Line Regulation	ΔV_{OUT} versus V_{IN}	$ I_{OUT} = 5 \text{ mA} \\ 8 \text{ V} \le \text{ V}_{IN} \le 32 \text{ V} $	-25	5	+25	mV
Load Regulation	ΔV _{OUT} Vs. I _{OUT}	$1 \text{ mA} \leq I_{OUT} \leq 150 \text{ mA} \text{ (Note 6)}$	-35	5	+35	mV
Dropout Voltage	V _{IN} – V _{OUT}	I_{OUT} = 100 mA (Notes 6 and 7) I_{OUT} = 150 mA (Notes 6 and 7)		200 250	500 600	mV
Quiescent Current	۱ _q	$I_{OUT} = 100\mu A$ $T_J = 25^{\circ}C$ $T_J = -40^{\circ}C$ to +85°C		30 30	34 40	μΑ
Active Ground Current	I _{G(ON)}	I _{OUT} = 50 mA (Note 6) I _{OUT} = 150 mA (Note 6)		1.8 12	3.5 19	mA
Power Supply Rejection	PSRR	$V_{RIPPLE} = 0.5 V_{PP}$, F = 100 Hz		69		%/V
Output Capacitor for Stability	C _{OUT} ESR	I _{OUT} = 0.1 mA to 150 mA	10		16	μF Ω
RESET TIMING D AND OUTPUT RO						
Reset Switching Threshold	V _{OUT,rt}	-	4.50	4.65	4.80	V
Reset Output Low Voltage	V _{ROL}	R_{Ext} > 5.0 k, V_{OUT} > 1.0 V	-	0.20	0.40	V
Reset Output Leakage Current	I _{ROH}	V _{ROH} = 5.0 V	-	0	10	μA
Reset Charging Current	I _{D,C}	V _D = 1.0 V	2.0	4.0	6.5	μA
Upper Timing Threshold	V _{DU}	-	1.2	1.3	1.4	V

 $C_D = 47 \text{ nF}$

 $C_D = 47 \text{ nF}$

(Note 8)

V_{OUT} = 4.5 V (Note 6)

7. Dropout voltage = (V_{IN} - V_{OUT}), measured when the output voltage has dropped 100 mV relative to the nominal value obtained with

V_{OUT} = 0 V (Note 6)

^trd

t_{rr}

IOUT(LIM)

I_{OUT(SC)}

 $\mathsf{T}_{\mathsf{TSD}}$

10

150

100

150

16

1.5

22

4.0

500

500

200

ms

μs

mΑ

mΑ

°C

V_{IN} = 13.5 V.
8. Not tested in production. Limits are guaranteed by design.

6. Use pulse loading to limit power dissipation.

Reset Delay Time

PROTECTION Current Limit

Reset Reaction Time

Short Circuit Current Limit

Thermal shutdown threshold






Figure 2. Application Circuit

TYPICAL CHARACTERISTIC CURVES



TYPICAL CHARACTERISTIC CURVES



Circuit Description

The NCV8665 is an integrated low dropout regulator that provides 5.0 V, 150 mA protected output and a signal for power on reset. The regulation is provided by a PNP pass transistor controlled by an error amplifier with a bandgap reference, which gives it the lowest possible drop out voltage and best possible temperature stability. The output current capability is 150 mA, and the base drive quiescent current is controlled to prevent over saturation when the input voltage is low or when the output is overloaded. The regulator is protected by both current limit and thermal shutdown. Thermal shutdown occurs above 150°C to protect the IC during overloads and extreme ambient temperatures. The delay time for the reset output is adjustable by selection of the timing capacitor. See Figure 2, Application Circuit, for circuit element nomenclature illustration.

Regulator

The error amplifier compares the reference voltage to a sample of the output voltage (V_{OUT}) and drives the base of a PNP series pass transistor by a buffer. The reference is a bandgap design to give it a temperature–stable output. Saturation control of the PNP is a function of the load current and input voltage. Oversaturation of the output power device is prevented, and quiescent current in the ground pin is minimized.

Regulator Stability Considerations

The input capacitor (C_{IN}) is necessary to stabilize the input impedance to avoid voltage line influences. The output capacitor helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints.

Tantalum, aluminum electrolytic, film, or ceramic capacitors are all acceptable solutions, however attention must be paid to ESR constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25° C to -40° C), both the capacitance and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet usually provides this information. The value for the output capacitor C_{OUT} shown in Figure 2, Application Circuit, should work for most applications; however, it is not necessarily the optimized solution.

Reset Output

The reset output is used as the power on indicator to the microcontroller. This signal indicates when the output voltage is suitable for reliable operation of the controller. It pulls low when the output is not considered to be ready. RO is pulled up to V_{OUT} by an external resistor, typically 5.0 k Ω in value. The input and output conditions that control the Reset Output and the relative timing are illustrated in Figure 11, Reset Timing. Output voltage regulation must be maintained for the delay time before the reset output signals a valid condition. The delay for the reset output is defined as the amount of time it takes the timing capacitor on the delay pin to charge from a residual voltage of 0 V to the upper timing threshold voltage V_{DU} of 1.8 V. The charging current for this is I_D of 5.5 μ A. By using typical IC parameters with a 47 nF capacitor on the D Pin, the following time delay is derived:

 $t_{RD} = C_D * V_{DU} / I_D$

 t_{RD} = 47 nF * (1.8 V) / 5.5 μ A = 15.4 ms

Other time delays can be obtained by changing the C_D capacitor value.






Figure 11. Reset Timing

Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 12) is:

$$P_{D(max)} = [V_{I(max)} - V_{Q(min)}]I_{Q(max)}$$
(1)
+ V_{I(max)}I_{q}

where

V_{I(max)} is the maximum input voltage, V_{O(min)} is the minimum output

voltage,

I_{Q(max)} is the maximum output current for the application,

 $I_q \qquad \mbox{is the quiescent current the regulator consumes} \\ \mbox{at } I_{Q(max)}.$

Once the value of $P_{D(max)}$ is known, the maximum permissible value of R_{0JA} can be calculated:

$$R_{\theta JA} = \frac{150^{\circ}C - T_A}{P_D}$$
(2)

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$'s less than the calculated value in Equation NO TAG will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.




Figure 12. Single Output Regulator with Key Performance Parameters Labeled

Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA}$$
(3)


where

- $R_{\theta JC}$ is the junction–to–case thermal resistance,
- $R_{\theta CS}$ is the case–to–heatsink thermal resistance,
- $R_{\theta SA}$ is the heatsink-to-ambient thermal resistance.

 $R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are

functions of the package type, heatsink and the interface between them. These values appear in heatsink data sheets of heatsink manufacturers.

Thermal, mounting, and heatsinking considerations are discussed in the ON Semiconductor application note AN1040/D.



ORDERING INFORMATION

Device	Package	Shipping [†]
NCV8665DS50G	D2PAK (Pb-Free)	50 Units / Rail
NCV8665DS50R4G	D2PAK (Pb-Free)	800 / Tape & Reel
NCV8665D50G	SOIC-8 (Pb-Free)	98 Units / Rail
NCV8665D50R2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or ncidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically	

© Semiconductor Components Industries, LLC, 2019

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		
ON Semiconductor and (a) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

SOURCE 1/DRAIN 2

7.

8. GATE 1

COLLECTOR, #2

COLLECTOR, #1

COLLECTOR, #1


6.

7.

8

rights of others





 DOCUMENT NUMBER:
 98ASH01006A
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 D2PAK 5-LEAD
 PAGE 1 OF 1

ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

or may not be present. Some products may

not follow the Generic Marking.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LDO Voltage Regulators category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

AP7363-SP-13 L79M05TL-E PT7M8202B12TA5EX TCR3DF185,LM(CT TCR3DF24,LM(CT TCR3DF285,LM(CT TCR3DF31,LM(CT TCR3DF31,LM(CT TCR3DF45,LM(CT MP2013GQ-33-Z 059985X NCP4687DH15T1G 701326R TCR2EN28,LF(S NCV8170AXV250T2G TCR3DF27,LM(CT TCR3DF19,LM(CT TCR3DF125,LM(CT TCR2EN18,LF(S AP2112R5A-3.3TRG1 AP7315-25W5-7 IFX30081LDVGRNXUMA1 NCV47411PAAJR2G AP2113KTR-G1 AP2111H-1.2TRG1 ZLD01117QK50TC AZ1117IH-1.8TRG1 AZ1117ID-ADJTRG1 TCR3DG12,LF MIC5514-3.3YMT-T5 MIC5512-1.2YMT-T5 MIC5317-2.8YM5-T5 SCD7912BTG NCP154MX180270TAG SCD33269T-5.0G NCV8170BMX330TCG NCV8170AMX120TCG NCP706ABMX300TAG NCP153MX330180TCG NCP114BMX075TCG MC33269T-3.5G CAT6243-ADJCMT5T TCR3DG33,LF AP2127N-1.0TRG1 TCR4DG35,LF LT1117CST-3.3 LT1117CST-5 TAR5S15U(TE85L,F) TAR5S18U(TE85L,F) TCR3UG19A,LF TCR4DG105,LF