# N-Channel Power MOSFET 500 V, 1.5 $\Omega$

#### **Features**

- Low ON Resistance
- Low Gate Charge
- ESD Diode-Protected Gate
- 100% Avalanche Tested
- 100% Rg Tested
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

## ABSOLUTE MAXIMUM RATINGS ( $T_C = 25$ °C unless otherwise noted)

Rating	Symbol	NDF	NDD	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	500		V
Continuous Drain Current R <sub>θJC</sub>	I <sub>D</sub>	5.5 (Note 1)	4.7	Α
Continuous Drain Current $R_{\theta JC}$ , $T_A = 100^{\circ}C$	I <sub>D</sub>	3.5 (Note 1)	3	Α
Pulsed Drain Current, V <sub>GS</sub> @ 10 V	I <sub>DM</sub>	20	19	Α
Power Dissipation $R_{\theta JC}$	$P_{D}$	30	83	W
Gate-to-Source Voltage	V <sub>GS</sub>	±30		٧
Single Pulse Avalanche Energy, I <sub>D</sub> = 5.0 A	E <sub>AS</sub>	130	1	mJ
ESD (HBM) (JESD22-A114)	V <sub>esd</sub>	3000		V
RMS Isolation Voltage (t = 0.3 sec., R.H. ≤ 30%, T <sub>A</sub> = 25°C) (Figure 17)	V <sub>ISO</sub>	4500		V
Peak Diode Recovery (Note 2)	dV/dt	4.5		V/ns
MOSFET dV/dt	dV/dt	60		V/ns
Continuous Source Current (Body Diode)	Is	5		Α
Maximum Temperature for Soldering Leads	TL	260		°C
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Limited by maximum junction temperature
- 2.  $I_S = 4.4 \text{ Å}, \text{ di/dt} \le 100 \text{ A/}\mu\text{s}, \text{ V}_{DD} \le \text{BV}_{DSS}, \text{ T}_J = +150 ^{\circ}\text{C}$




## ON Semiconductor®

#### www.onsemi.com

V <sub>DSS</sub>	R <sub>DS(on)</sub> (MAX) @ 2.2 A
500 V	1.5 Ω

#### N-Channel





NDF05N50ZG, NDF05N50ZH TO-220FP CASE 221AH



NDD05N50Z-1G IPAK CASE 369D



NDD05N50ZT4G DPAK CASE 369AA

#### **ORDERING AND MARKING INFORMATION**

See detailed ordering, marking and shipping information on page 7 of this data sheet.

#### THERMAL RESISTANCE

Parameter		Symbol	Value	Unit
Junction-to-Case (Drain)	NDF05N50Z NDD05N50Z	$R_{\theta JC}$	4.2 1.5	°C/W
Junction-to-Ambient Steady State	(Note 3) NDF05N50Z (Note 4) NDD05N50Z (Note 3) NDD05N50Z-1	$R_{ hetaJA}$	50 38 80	

<sup>3.</sup> Insertion mounted

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)


Characteristic	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	BV <sub>DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$		500			V
Breakdown Voltage Temperature Co- efficient	$\Delta BV_{DSS}/ \Delta T_{J}$	Reference to 25°C, $I_D = 1 \text{ mA}$			0.6		V/°C
Drain-to-Source Leakage Current	I <sub>DSS</sub>	.,	25°C			1	μΑ
		$V_{DS} = 500 \text{ V}, V_{GS} = 0 \text{ V}$	V <sub>DS</sub> = 500 V, V <sub>GS</sub> = 0 V			50	
Gate-to-Source Forward Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ±20 V				±10	μΑ
ON CHARACTERISTICS (Note 5)							
Static Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D = 2.2 \text{ A}$	4		1.25	1.5	Ω
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 50 \mu A$	A	3.0	3.9	4.5	V
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 2.5 A	4		3.5		S
DYNAMIC CHARACTERISTICS							
Input Capacitance (Note 6)	C <sub>iss</sub>	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		421	530	632	pF
Output Capacitance (Note 6)	C <sub>oss</sub>			50	68	80	
Reverse Transfer Capacitance (Note 6)	C <sub>rss</sub>			8	15	25	
Total Gate Charge (Note 6)	$Q_g$			9	18.5	28	nC
Gate-to-Source Charge (Note 6)	$Q_{gs}$	\/ 050\/ L 5.4		2	4	6	
Gate-to-Drain ("Miller") Charge (Note 6)	$Q_{gd}$	$V_{DD} = 250 \text{ V}, I_D = 5 \text{ A}$ $V_{GS} = 10 \text{ V}$	,	5	10	15	
Plateau Voltage	$V_{GP}$				6.5		V
Gate Resistance	$R_g$			1.5	4.5	8	Ω
RESISTIVE SWITCHING CHARACTER	ISTICS						
Turn-On Delay Time	t <sub>d(on)</sub>				11		ns
Rise Time	t <sub>r</sub>	V <sub>DD</sub> = 250 V, I <sub>D</sub> = 5 A	,		15		
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS} = 10 \text{ V}, R_G = 5 \Omega$			24		
Fall Time	t <sub>f</sub>	1			14		1
SOURCE-DRAIN DIODE CHARACTER	RISTICS (T <sub>C</sub> =	25°C unless otherwise noted)					
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> = 5 A, V <sub>GS</sub> = 0 V				1.6	V
Reverse Recovery Time	t <sub>rr</sub>	V <sub>GS</sub> = 0 V, V <sub>DD</sub> = 30 V	/		255		ns
Reverse Recovery Charge	Q <sub>rr</sub>	$I_S = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/g}$			1.25		μС

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


<sup>4.</sup> Surface mounted on FR4 board using 1" sq. pad size, (Cu area = 1.127 in sq [2 oz] including traces).

<sup>5.</sup> Pulse Width ≤ 380 μs, Duty Cycle ≤ 2%.
6. Guaranteed by design.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



1200  $T_J^l = 25^{\circ}C$ 1100  $V_{GS} = 0 V$ 1000 f = 1 MHzC, CAPACITANCE (pF) 900 800 700 600 Ciss 500 400 300 200 Coss 100 0 0 45 50  $V_{DS}$ , DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Drain-to-Source Leakage Current versus Voltage

Figure 8. Capacitance Variation





Figure 9. Gate-to-Source Voltage and Drain-to-Source Voltage versus Total Charge







Figure 10. Resistive Switching Time Variation versus Gate Resistance

Figure 11. Diode Forward Voltage versus Current

#### **TYPICAL CHARACTERISTICS**



100  $V_{GS} \leq 30 \text{ V}$ SINGLE PULSE 1 ms ID, DRAIN CURRENT (A)  $T_C = 25^{\circ}C$ 10 10 ms 0.1 R<sub>DS(on)</sub> LIMIT THERMAL LIMIT PACKAGE LIMIT 0.01 1000 0.1 10 100

Figure 12. Maximum Rated Forward Biased
Safe Operating Area NDF05N50Z

V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 13. Maximum Rated Forward Biased
Safe Operating Area NDD05N50Z




Figure 14. Thermal Impedance (Junction-to-Case) for NDF05N50Z




Figure 15. Thermal Impedance (Junction-to-Case) for NDD05N50Z

## **TYPICAL CHARACTERISTICS**




Figure 16. Thermal Impedance (Junction-to-Ambient) for NDD05N50Z




Figure 17. Isolation Test Diagram

Measurement made between leads and heatsink with all leads shorted together.


<sup>\*</sup>For additional mounting information, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NDF05N50ZG	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail
NDF05N50ZH	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail
NDD05N50Z-1G	IPAK (Pb-Free, Halogen-Free)	75 Units / Rail
NDD05N50ZT4G	DPAK (Pb-Free, Halogen-Free)	2500 / Tape and Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **MARKING DIAGRAMS**



A = Location Code


Y = Year


WW = Work Week

G, H = Pb-Free, Halogen-Free Package




**DATE 30 SEP 2014** 








**FRONT VIEW** 






**ALTERNATE CONSTRUCTION** 

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS.
  3. CONTOUR UNCONTROLLED IN THIS AREA.
- CONTOUR ONCOUNT HOLLED IN THIS AREA.
   DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH AND GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.13 PER SIDE. THESE DIMENSIONS ARE TO BE MEASURED AT OUTERMOST EXTREME OF THE PLASTIC BODY.
   DIMENSION b2 DOES NOT INCLUDE DAMBAR PROTRUSION.
   LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 2.00.
- 6. CONTOURS AND FEATURES OF THE MOLDED PACKAGE BODY MAY VARY WITHIN THE ENVELOP DEFINED BY DIMENSIONS AT AND H1 FOR MANUFACTURING PURPOSES.

THE THE CIT HIS MICH STOLE				
	MILLIMETERS			
DIM	MIN	MAX		
Α	4.30	4.70		
A1	2.50	2.90		
A2	2.50	2.90		
b	0.54	0.84		
b2	1.10	1.40		
С	0.49	0.79		
D	14.70	15.30		
E	9.70	10.30		
е	2.54	BSC		
H1	6.60	7.10		
L	12.50	14.73		
L1		2.80		
P	3.00	3.40		
Q	2.80	3.20		

#### **GENERIC MARKING DIAGRAM\***



= Assembly Location

WL = Wafer Lot

= Year

WW = Work Week

G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

STYLE 1:		STYLE 2:	
PIN 1.	MAIN TERMINAL 1	PIN 1.	CATHODE
2.	MAIN TERMINAL 2	2.	ANODE
3.	GATE	3.	GATE

DOCUMENT NUMBER:	98AON52577E	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TO-220 FULLPACK, 3-LEA	AD	PAGE 1 OF 1


ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

## **MECHANICAL CASE OUTLINE**





**DATE 15 DEC 2010** 



STYLE 2:

PIN 1. GATE

3

STYLE 6: PIN 1. MT1 2. MT2 3. GATE

2. DRAIN

4. DRAIN

MT2

SOURCE

STYLE 3: PIN 1. ANODE

2. CATHODE

4. CATHODE

3 ANODE

STYLE 7: PIN 1. GATE 2. COLLECTOR

3. EMITTER

COLLECTOR

STYLE 1: PIN 1. BASE

3

STYLE 5: PIN 1. GATE


2. ANODE 3. CATHODE

ANODE

2. COLLECTOR

**EMITTER** 

COLLECTOR



#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

# **MARKING**

STYLE 4: PIN 1. CATHODE Integrated Circuits ANODE
 GATE **Discrete** 4. ANODE YWW XXXXX ALYWW XXXXXXXX

WW


**DIAGRAMS** 

xxxxxxxxx = Device Code Α = Assembly Location IL = Wafer Lot Υ = Year

= Work Week

DESCRIPTION	IPAK (DPAK INSERTION MOUNT)		PAGE 1 OF 1
DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED O	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.






#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090 BSC		2.29	BSC
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108	REF	2.74	REF
L2	0.020	BSC	0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	


#### STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE STYLE 1: PIN 1. BASE STYLE 2: PIN 1. GATE STYLE 3: PIN 1. ANODE 2. COLLECTOR 3. EMITTER 2. CATHODE 3. ANODE 2. DRAIN 3. SOURCE 4. COLLECTOR 4. DRAIN CATHODE STYLE 5: STYLE 6: STYLE 7: PIN 1. GATE 2. ANODE 3. CATHODE PIN 1. GATE 2. COLLECTOR PIN 1. MT1 2. MT2 3. GATE 3. EMITTER 4. ANODE COLLECTOR

#### **GENERIC** MARKING DIAGRAM\*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

ROTATED 90° CW

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

a Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

614233C 648584F IRFD120 JANTX2N5237 FCA20N60\_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D TPCC8103,L1Q(CM MIC4420CM-TR VN1206L SBVS138LT1G 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C BUK954R8-60E NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE222 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 DMN2080UCB4-7 TK10A80W,S4X(S SSM6P69NU,LF DMP22D4UFO-7B