# N-Channel Power MOSFET 600 V, 15 $\Omega$

#### **Features**

- 100% Avalanche Tested
- Gate Charge Minimized
- Zener-protected
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### ABSOLUTE MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	NDD	NDT	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	00	V
Gate-to-Source Voltage	$V_{GS}$	±3	30	V
Continuous Drain Current Steady State, T <sub>C</sub> = 25°C (Note 1)	Ι <sub>D</sub>	0.8	0.25	Α
Continuous Drain Current Steady State, T <sub>C</sub> = 100°C (Note 1)	Ι <sub>D</sub>	0.5	0.15	Α
Power Dissipation Steady State, T <sub>C</sub> = 25°C	P <sub>D</sub>	26	2	W
Pulsed Drain Current, $t_p = 10 \mu s$	I <sub>DM</sub>	3.4		Α
Source Current (Body Diode)	IS	2.5	1.7	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>D</sub> = 0.8 A)	EAS	12		mJ
Peak Diode Recovery (Note 2)	dv/dt	4.5		V/ns
Lead Temperature for Soldering Leads	TL	260		°C
Operating Junction and Storage Temperature	T <sub>J</sub> , T <sub>STG</sub>	–55 to	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Limited by maximum junction temperature
- 2.  $I_S = 1.5 \text{ A}, \text{ di/dt} \le 100 \text{ A/}\mu\text{s}, V_{DD} \le BV_{DSS}$

#### THERMAL RESISTANCE

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain) NDDL1N60Z	$R_{\theta JC}$	4.8	°C/W
Junction-to-Ambient (Note 4) NDDL1N60Z (Note 3) NDDL1N60Z-1 (Note 4) NDTL1N60Z (Note 5) NDTL1N60Z	$R_{ hetaJA}$	42 96 62 151	°C/W

- 3. Insertion mounted.
- 4. Surface-mounted on FR4 board using 1" sq. pad size (Cu area = 1.127" sq. [2 oz] including traces).
- Surface-mounted on FR4 board using minimum recommended pad size (Cu area = 0.026" sq. [2 oz]).




#### ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX
600 V	15 Ω @ 10 V

#### **N-Channel MOSFET**







CASE 369C STYLE 2



IPAK CASE 369D STYLE 2

#### **MARKING & ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 3 of this data sheet.


#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)


Characteristic	Symbol	Test Condition	s	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1	mA	600			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	Reference to 25°C, I <sub>D</sub> = 1 mA			610		mV/°C
Drain-to-Source Leakage Current	I <sub>DSS</sub>	V <sub>DS</sub> = 600 V, V <sub>GS</sub> = 0 V	$T_J = 25^{\circ}C$			1	μΑ
			T <sub>J</sub> = 125°C			50	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20 V				±100	nA
ON CHARACTERISTICS (Note 6)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}$ , $I_D = 5$	0 μΑ	3	4.0	4.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				9.6		mV/°C
Static Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D = 0$	.4 A		12.2	15	Ω
Forward Transconductance	9FS	$V_{DS} = 15 \text{ V}, I_{D} = 0$	.4 A		0.7		S
CHARGES, CAPACITANCES & GATE R	ESISTANCES						
Input Capacitance (Note 7)	C <sub>iss</sub>				92		pF
Output Capacitance (Note 7)	C <sub>oss</sub>	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$	f = 1 MHz		13		7
Reverse Transfer Capacitance (Note 7)	C <sub>rss</sub>		•		3		1
Effective output capacitance, energy related (Note 9)	C <sub>o(er)</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 to 480 V			5.5		pF
Effective output capacitance, time related (Note 10)	C <sub>o(tr)</sub>	$I_D$ = constant, $V_{GS}$ = 0 V, $V_{DS}$ = 0 to 480 V			8.1		
Total Gate Charge (Note 7)	$Q_g$	-			4.9		nC
Gate-to-Source Charge (Note 7)	$Q_{gs}$				1.2		1
Gate-to-Drain Charge (Note 7)	$Q_{gd}$	$V_{DS} = 300 \text{ V}, I_D = 0.4 \text{ A}, Y_D = 0.4 \text{ A}$	$V_{GS} = 10 \text{ V}$		2.4		1
Plateau Voltage	$V_{GP}$		•		5.8		V
Gate Resistance	$R_{g}$				6.6		Ω
SWITCHING CHARACTERISTICS (Note	8)						
Turn-on Delay Time	t <sub>d(on)</sub>				10		ns
Rise Time	t <sub>r</sub>	V <sub>DD</sub> = 300 V. I <sub>D</sub> = 0	.4 A.		5		
Turn-off Delay Time	t <sub>d(off)</sub>	$V_{DD} = 300 \text{ V}, I_{D} = 0$ $V_{GS} = 10 \text{ V}, R_{G} = 0$	0 Ω΄		13		1
Fall Time	t <sub>f</sub>	1			18		
DRAIN-SOURCE DIODE CHARACTERI					•		•
Diode Forward Voltage	$V_{SD}$		$T_J = 25^{\circ}C$		0.8	1.2	V
		$I_S = 0.4 \text{ A}, V_{GS} = 0 \text{ V}$	T <sub>J</sub> = 100°C		0.7		1
Reverse Recovery Time	t <sub>rr</sub>		•		183		ns
Charge Time	t <sub>a</sub>	Von = 0 V Von = 30 V			33		1
Discharge Time	t <sub>b</sub>	$V_{GS} = 0 \text{ V, } V_{DD} = 0 \text{ I}_{S} = 1 \text{ A, } d_{t}/d_{t} = 100 \text{ C}$	A/μs		150		1
Reverse Recovery Charge	Q <sub>rr</sub>		•		255		nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 6. Pulse Width  $\leq 300 \,\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- 7. Guaranteed by design.
- 8. Switching characteristics are independent of operating junction temperatures.
  9. C<sub>o(er)</sub> is a fixed capacitance that gives the same stored energy as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>(BR)DSS</sub> 10.C<sub>o(tr)</sub> is a fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>(BR)DSS</sub>

#### **MARKING DIAGRAMS**







A = Assembly Location

= Year

W, WW = Work Week

L1N60Z, 1N60Z = Specific Device Codes

G or ■ = Pb-Free Package

(\*Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NDDL01N60Z-1G	IPAK (Pb-Free, Halogen-Free)	75 Units / Rail
NDDL01N60ZT4G	DPAK (Pb-Free, Halogen-Free)	2500 / Tape & Reel
NDTL01N60ZT1G	SOT-223 (Pb-Free, Halogen-Free)	1000 / Tape & Reel
NDTL01N60ZT3G	SOT-223 (Pb-Free, Halogen-Free)	4000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On–Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature

#### **TYPICAL CHARACTERISTICS**




Figure 7. Threshold Voltage Variation with Temperature

Figure 8. Drain-to-Source Leakage Current vs. Voltage




Figure 9. Capacitance Variation

Figure 10. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 11. Resistive Switching Time Variation vs. Gate Resistance

Figure 12. Diode Forward Voltage vs. Current

#### **TYPICAL CHARACTERISTICS**




Figure 13. Maximum Rated Forward Biased Safe Operating Area for NDDL01N60Z

Figure 14. Maximum Rated Forward Biased Safe Operating Area for NDTL01N60Z




Figure 15. Thermal Impedance (Junction-to-Case) for NDDL01N60Z






Figure 16. Thermal Impedance (Junction-to-Ambient) for NDTL01N60Z





**SOT-223 (TO-261)** CASE 318E-04 ISSUE R

**DATE 02 OCT 2018** 










#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
  MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. ALLIS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

	MILLIMETERS				
DIM	MIN.	N□M.	MAX.		
Α	1.50	1.63	1.75		
A1	0.02	0.06	0.10		
b	0.60	0.75	0.89		
b1	2.90	3.06	3.20		
c	0.24	0.29	0.35		
D	6.30	6.50	6.70		
E	3.30	3.50	3.70		
е		5'30 B2C	,		
L	0.20				
L1	1.50	1.75	2.00		
He	6.70	7.00	7.30		
θ	0°		10°		



RECOMMENDED MOUNTING FOOTPRINT

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

#### **SOT-223 (TO-261)** CASE 318E-04 ISSUE R

**DATE 02 OCT 2018** 

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	STYLE 9: PIN 1. INPUT 2. GROUND 3. LOGIC 4. GROUND	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	STYLE 12: PIN 1. INPUT 2. OUTPUT 3. NC 4. OUTPUT	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

## GENERIC MARKING DIAGRAM\*



A = Assembly Location

Y = Year W = Work Week

 $XXXXX \ = Specific \ Device \ Code$ 

= Pb-Free Package

(Note: Microdot may be in either location)
\*This information is generic. Please refer to
device data sheet for actual part marking.
Pb-Free indicator, "G" or microdot "•", may
or may not be present. Some products may
not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2


ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

## **MECHANICAL CASE OUTLINE**





**DATE 15 DEC 2010** 



STYLE 2:

PIN 1. GATE

3

STYLE 6: PIN 1. MT1 2. MT2 3. GATE

2. DRAIN

4. DRAIN

MT2

SOURCE

STYLE 3: PIN 1. ANODE

2. CATHODE

4. CATHODE

3 ANODE

STYLE 7: PIN 1. GATE 2. COLLECTOR

3. EMITTER

COLLECTOR

STYLE 1: PIN 1. BASE

3

STYLE 5: PIN 1. GATE


2. ANODE 3. CATHODE

ANODE

2. COLLECTOR

**FMITTER** 

COLLECTOR



#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

## **MARKING**

STYLE 4: PIN 1. CATHODE Integrated Circuits ANODE
 GATE **Discrete** 4. ANODE YWW XXXXX ALYWW XXXXXXXX

WW


**DIAGRAMS** 

xxxxxxxxx = Device Code Α = Assembly Location IL = Wafer Lot Υ = Year

= Work Week

DESCRIPTION	IPAK (DPAK INSERTION MOUNT)		PAGE 1 OF 1
DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED O	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





**DATE 21 JUL 2015** 


#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: INCHES.
- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.

  6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE.

	INCHES		MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114	0.114 REF		REF
L2	0.020 BSC		0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Device Code

= Assembly Location Α L = Wafer Lot

Υ = Year WW = Work Week G = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking.

#### STYLE 1: STYLE 2: STYLE 3: STYLE 4: STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE PIN 1. BASE 2. COLLECTOR 3. EMITTER PIN 1. GATE 2. DRAIN PIN 1. ANODE 2. CATHODE PIN 1. CATHODE 2. ANODE 3. GATE SOURCE 3. ANODE 4. CATHODE 4. COLLECTOR 4. DRAIN 4. ANODE 4. ANODE STYLE 6: STYLE 7: STYLE 8: STYLE 9: STYLE 10: PIN 1. MT1 2. MT2 PIN 1. GATE 2. COLLECTOR PIN 1. N/C 2. CATHODE PIN 1. ANODE 2. CATHODE PIN 1. CATHODE 2. ANODE 3. GATE 4. MT2 3. EMITTER 4. COLLECTOR 3. ANODE 4. CATHODE 3. RESISTOR ADJUST 4. CATHODE 3. CATHODE 4. ANODE

#### **SOLDERING FOOTPRINT\***

Α1

**DETAIL A** ROTATED 90° CW



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1

**BOTTOM VIEW** 

ALTERNATE CONSTRUCTIONS

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ÓN Semiconductor does not convey any license under its patent rights nor the rights of others

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

a Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

614233C 648584F IRFD120 JANTX2N5237 SPP20N60S5XK FCA20N60\_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D

TPCC8103,L1Q(CM MIC4420CM-TR VN1206L SBVS138LT1G 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7

EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 DMN2080UCB4-7 TK10A80W,S4X(S SSM6P69NU,LF