Single Inverter with Open Drain Output

NL17SZ06

The NL17SZ06 is a single inverter with open drain output in tiny footprint packages.

Features

- Designed for 1.65 V to 5.5 V V_{CC} Operation
- 2.1 ns t_{PD} at V_{CC} = 5 V (typ)
- Input/Output Overvoltage Tolerant up to 5.5 V
- I_{OFF} Supports Partial Power Down Protection
- Source/Sink 24 mA at 3.0 V
- Available in SC−88A, SC−74A, SOT−553, SOT−953 and UDFN6 Packages
- Chip Complexity < 100 FETs
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

Figure 1. Logic Symbol

ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS

SC−88A CASE 419A	XX M■
SC−74A DBV SUFFIX CASE 318BQ	XXX M■
SOT−553 XV5 SUFFIX CASE 463B	XX M■
SOT−953 P5 SUFFIX CASE 527AE	X M
UDFN6 1.45 x 1.0 CASE 517AQ	XM
UDFN6 1.0 x 1.0 CASE 517BX	X M

XX = Specific Device Code
M = Date Code*
■ = Pb−Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 7 of this data sheet.

NL17SZ06

(SC−88A/SOT−553/SC−74A)

SOT−953

UDFN6

Figure 2. Pinout (Top View)

PIN ASSIGNMENT
(SC−88A/SOT−553/SC−74A)

Pin	Function
1	NC
2	A
3	GND
4	Y
5	V_{CC}

PIN ASSIGNMENT (SOT−953)

Pin	Function
1	A
2	GND
3	NC
4	Y
5	V_{CC}

PIN ASSIGNMENT (UDFN)

Pin	Function
1	NC
2	A
3	GND
4	Y
5	NC
6	V_{CC}

FUNCTION TABLE

A Input	Y Output
L	Z
H	L

NL17SZ06

MAXIMUM RATINGS

Symbol	Characteristics		Value	Unit
V_{CC}	DC Supply Voltage	SC−88A (NLV) SC−74A, SC−88A, SOT−553, SOT−953, UDFN6	−0.5 to +7.0 −0.5 to +6.5	V
V_{IN}	DC Input Voltage	SC−88A (NLV) SC−74A, SC−88A, SOT−553, SOT−953, UDFN6	−0.5 to +7.0 −0.5 to +6.5	V
V_{OUT}	DC Output Voltage SC−88A (NLV)	Active−Mode (High or Low State) Tri−State Mode (Note 1) Power−Down Mode (V_{CC} = 0 V)	−0.5 to V_{CC} + 0.5 −0.5 to +7.0 −0.5 to +7.0	V
	DC Output Voltage SC−74A, SC−88A, SOT−553, SOT−953, UDFN6	Active−Mode (High or Low State) Tri−State Mode (Note 1) Power−Down Mode (V_{CC} = 0 V)	−0.5 to V_{CC} + 0.5 −0.5 to +6.5 −0.5 to +6.5	V
I_{IK}	DC Input Diode Current	V_{IN} < GND	−50	mA
I_{OK}	DC Output Diode Current	V_{OUT} < GND	−50	mA
I_{OUT}	DC Output Source/Sink Current		±50	mA
I_{CC} or I_{GND}	DC Supply Current per Supply Pin or Ground Pin		±100	mA
T_{STG}	Storage Temperature Range		−65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 secs		260	°C
T_J	Junction Temperature Under Bias		+150	°C
θ_{JA}	Thermal Resistance (Note 2)	SC−88A SC−74A SOT−553 SOT−953 UDFN6	377 320 324 254 154	°C/W
P_D	Power Dissipation in Still Air	SC−88A SC−74A SOT−553 SOT−953 UDFN6	332 390 386 491 812	mW
MSL	Moisture Sensitivity		Level 1	–
F_R	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V−0 @ 0.125 in	–
V_{ESD}	ESD Withstand Voltage (Note 3)	Human Body Model Charged Device Model	2000 1000	V
$I_{Latchup}$	Latchup Performance (Note 4)		± 100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. Applicable to devices with outputs that may be tri−stated.
2. Measured with minimum pad spacing on an FR4 board, using 10mm−by−1inch, 2 ounce copper trace no air flow per JESD51−7.
3. HBM tested to ANSI/ESDA/JEDEC JS−001−2017. CDM tested to EIA/JESD22−C101−F. JEDEC recommends that ESD qualification to EIA/JESD22−A115−A (Machine Model) be discontinued per JEDEC/JEP172A.
4. Tested to EIA/JESD78 Class II.

NL17SZ06

RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics		Min	Max	Unit
V_{CC}	Positive DC Supply Voltage		1.65	5.5	V
V_{IN}	DC Input Voltage		0	5.5	V
V_{OUT}	DC Output Voltage	Active−Mode (High or Low State)	0	V_{CC}	
		Tri−State Mode (Note 1)	0	5.5	
		Power−Down Mode (V_{CC} = 0 V)	0	5.5	
T_A	Operating Temperature Range		−55	+125	°C
t_r , t_f	Input Rise and Fall Time	V_{CC} = 3.0 V to 3.6 V	0	100	ns/V
	SC−88A (NLV)	V_{CC} = 4.5 V to 5.5 V	0	20	
	Input Rise and Fall Time	V_{CC} = 1.65 V to 1.95 V	0	20	
	SC−74A, SC−88A,	V_{CC} = 2.3 V to 2.7 V	0	20	
	SOT−553, SOT−953, UDFN6	V_{CC} = 3.0 V to 3.6 V	0	10	
		V_{CC} = 4.5 V to 5.5 V	0	5	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Condition	V_{CC} (V)	T_A = 25°C			−55°C ≤ T_A ≤ 125°C		Units
				Min	Typ	Max	Min	Max	
V_{IH}	High−Level Input Voltage		1.65 to 1.95	0.65 V_{CC}	–	–	0.65 V_{CC}	–	V
			2.3 to 5.5	0.70 V_{CC}	–	–	0.70 V_{CC}	–	
V_{IL}	Low−Level Input Voltage		1.65 to 1.95	–	–	0.35 V_{CC}	–	0.35 V_{CC}	V
			2.3 to 5.5	–	–	0.30 V_{CC}	–	0.30 V_{CC}	
V_{OL}	Low−Level Output Voltage	V_{IN} = V_{IH} or V_{IL}	1.65 to 5.5	–	–	0.1	–	0.1	V
		I_{OL} = 100 μA	1.65	–	0.08	0.24	–	0.24	
		I_{OL} = 4 mA	2.3	–	0.2	0.3	–	0.3	
		I_{OL} = 8 mA	2.7	–	0.22	0.4	–	0.4	
		I_{OL} = 12 mA	3.0	–	0.28	0.4	–	0.4	
		I_{OL} = 16 mA	3.0	–	0.38	0.55	–	0.55	
		I_{OL} = 24 mA	4.5	–	0.42	0.55	–	0.55	
		I_{OL} = 32 mA							
I_{IN}	Input Leakage Current	V_{IN} = 5.5 V or GND	1.65 to 5.5	–	–	±0.1	–	±1.0	μA
I_{OZ}	3−State Output Leakage Current	V_{OUT} = 0 V to 5.5 V	1.65 to 5.5	–	–	±0.5	–	±5.0	μA
I_{OFF}	Power Off Leakage Current	V_{IN} = 5.5 V or V_{OUT} = 5.5 V	0	–	–	1.0	–	10	μA
I_{CC}	Quiescent Supply Current	V_{IN} = V_{CC} or GND	5.5	–	–	1.0	–	10	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NL17SZ06

AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Condition	V_{CC} (V)	T_A = 25°C			−55°C ≤ T_A ≤ 125°C		Units
				Min	Typ	Max	Min	Max	
t_{PZL}	Propagation Delay, A to Y (Figures 3 and 4)		1.65 to 1.95	–	6.0	9.0	–	9.5	ns
			2.3 to 2.7	–	3.6	6.1	–	6.5	
			3.0 to 3.6	–	2.7	5.6	–	6.0	
			4.5 to 5.5	–	2.1	4.4	–	4.8	
t_{PLZ}	Propagation Delay, A to Y (Figures 3 and 4)		1.65 to 1.95	–	4.0	9.0	–	9.5	ns
			2.3 to 2.7	–	2.8	6.1	–	6.5	
			3.0 to 3.6	–	2.5	5.6	–	6.0	
			4.5 to 5.5	–	2.2	4.4	–	4.8	

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Units
C_{IN}	Input Capacitance	V_{CC} = 5.5 V, V_{IN} = 0 V or V_{CC}	2.5	pF
C_{OUT}	Output Capacitance	V_{CC} = 5.5 V, V_{IN} = 0 V or V_{CC}	2.5	pF
C_{PD}	Power Dissipation Capacitance (Note 5)	10 MHz, V_{CC} = 3.3 V, V_{IN} = 0 V or V_{CC} 10 MHz, V_{CC} = 5.5 V, V_{IN} = 0 V or V_{CC}	9 11	pF

5. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no−load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.

C_L includes probe and jig capacitance
R_T is Z_OUT of pulse generator (typically 50 Ω)
f = 1 MHz

Figure 3. Test Circuit

Test	Switch Position	C_L, pF	R_L, Ω	R_1, Ω
t_{PLH} / t_{PHL}	Open	See AC Characteristics Table		
t_{PLZ} / t_{PZL}	2 x V_CC	50	500	500
t_{PHZ} / t_{PZH}	GND	50	500	500

X = Don't Care

Figure 4. Switching Waveforms

V_CC, V	V_mi, V	V_mo, V		V_Y, V
		t_{PLH}, t_{PHL}	t_{PZL}, t_{PLZ}, t_{PZH}, t_{PHZ}	
1.65 to 1.95	V_CC/2	V_CC/2	V_CC/2	0.15
2.3 to 2.7	V_CC/2	V_CC/2	V_CC/2	0.15
3.0 to 3.6	V_CC/2	V_CC/2	V_CC/2	0.3
4.5 to 5.5	V_CC/2	V_CC/2	V_CC/2	0.3

DEVICE ORDERING INFORMATION

Device	Packages	Specific Device Code	Pin 1 Orientation (See below)	Shipping†
NL17SZ06DFT2G	SC−88A	LF	Q4	3000 / Tape & Reel
NLV17SZ06DFT2G*	SC−88A	LF	Q4	3000 / Tape & Reel
NL17SZ06DBVT1G	SC−74A	AF	Q4	3000 / Tape & Reel
NL17SZ06XV5T2G	SOT−553	LF	Q4	4000 / Tape & Reel
NL17SZ06P5T5G (In Development)	SOT−953	TBD	Q2	8000 / Tape & Reel
NL17SZ06MU1TCG (In Development)	UDFN6, 1.45 x 1.0 x 0.5P	TBD	Q4	3000 / Tape & Reel
NL17SZ06MU3TCG (In Development)	UDFN6, 1.0 x 1.0 x 0.35P	TBD	Q4	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable.

Pin 1 Orientation in Tape and Reel

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®

SC−74A
CASE 318BQ
ISSUE B

DATE 18 JAN 2018

5
1
SCALE 2:1

5X **b**

⊕ | 0.20 | C | A | B

E1

5   4

○1 2 3

B

A ← D →

TOP VIEW

E

e

A

SIDE VIEW

C SEATING
   PLANE

⌓ | 0.05

A1

L

M

DETAIL A

DETAIL A

c

END VIEW

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.

DIM	MILLIMETERS	
	MIN	MAX
A	0.90	1.10
A1	0.01	0.10
b	0.25	0.50
c	0.10	0.26
D	2.85	3.15
E	2.50	3.00
E1	1.35	1.65
e	0.95 BSC	
L	0.20	0.60
M	0 °	10 °

RECOMMENDED
SOLDERING FOOTPRINT*

0.95
PITCH

2.40

5X
1.00

5X
0.70

DIMENSIONS: MILLIMETERS

GENERIC
MARKING DIAGRAM*

XXX M■

○   ■

XXX = Specific Device Code
M   = Date Code
■   = Pb−Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON66279G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SC−74A		PAGE 1 OF 1

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

SC−88A (SC−70−5/SOT−353)
CASE 419A−02
ISSUE L

SCALE 2:1

DATE 17 JAN 2013

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. 419A−01 OBSOLETE. NEW STANDARD 419A−02.
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

DIM	INCHES MIN	INCHES MAX	MILLIMETERS MIN	MILLIMETERS MAX
A	0.071	0.087	1.80	2.20
B	0.045	0.053	1.15	1.35
C	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026 BSC		0.65 BSC	
H	---	0.004	---	0.10
J	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008 REF		0.20 REF	
S	0.079	0.087	2.00	2.20

D 5 PL ⊕ 0.2 (0.008) Ⓜ B Ⓜ

SOLDER FOOTPRINT

0.50 / 0.0197

0.65 / 0.025

0.65 / 0.025

0.40 / 0.0157

1.9 / 0.0748

SCALE 20:1 (mm / inches)

GENERIC MARKING DIAGRAM*

XXXM▪

XXX = Specific Device Code
M = Date Code
▪ = Pb−Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:
PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 2:
PIN 1. ANODE
2. EMITTER
3. BASE
4. COLLECTOR
5. CATHODE

STYLE 3:
PIN 1. ANODE 1
2. N/C
3. ANODE 2
4. CATHODE 2
5. CATHODE 1

STYLE 4:
PIN 1. SOURCE 1
2. DRAIN 1/2
3. SOURCE 1
4. GATE 1
5. GATE 2

STYLE 5:
PIN 1. CATHODE
2. COMMON ANODE
3. CATHODE 2
4. CATHODE 3
5. CATHODE 4

STYLE 6:
PIN 1. EMITTER 2
2. BASE 2
3. EMITTER 1
4. COLLECTOR
5. COLLECTOR 2/BASE 1

STYLE 7:
PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 8:
PIN 1. CATHODE
2. COLLECTOR
3. N/C
4. BASE
5. EMITTER

STYLE 9:
PIN 1. ANODE
2. CATHODE
3. ANODE
4. ANODE
5. ANODE

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42984B	
DESCRIPTION:	SC−88A (SC−70−5/SOT−353)	PAGE 1 OF 1

**SOT−553, 5 LEAD**
CASE 463B
ISSUE C

SCALE 4:1

DATE 20 MAR 2013

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETERS
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.50	0.55	0.60	0.020	0.022	0.024
b	0.17	0.22	0.27	0.007	0.009	0.011
c	0.08	0.13	0.18	0.003	0.005	0.007
D	1.55	1.60	1.65	0.061	0.063	0.065
E	1.15	1.20	1.25	0.045	0.047	0.049
e	0.50 BSC			0.020 BSC		
L	0.10	0.20	0.30	0.004	0.008	0.012
H$_E$	1.55	1.60	1.65	0.061	0.063	0.065

⊕ | 0.08 (0.003) Ⓜ | X | Y

**RECOMMENDED
SOLDERING FOOTPRINT***

0.3 / 0.0118

0.45 / 0.0177

1.0 / 0.0394

1.35 / 0.0531

0.5 / 0.0197   0.5 / 0.0197

SCALE 20:1 $\left(\dfrac{mm}{inches}\right)$

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**GENERIC
MARKING DIAGRAM***

XXM∎

XX = Specific Device Code
M = Date Code
∎ = Pb−Free Package
(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot " ∎", may or may not be present.

STYLE 1:
PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 2:
PIN 1. CATHODE
2. COMMON ANODE
3. CATHODE 2
4. CATHODE 3
5. CATHODE 4

STYLE 3:
PIN 1. ANODE 1
2. N/C
3. ANODE 2
4. CATHODE 2
5. CATHODE 1

STYLE 4:
PIN 1. SOURCE 1
2. DRAIN 1/2
3. SOURCE 1
4. GATE 1
5. GATE 2

STYLE 5:
PIN 1. ANODE
2. EMITTER
3. BASE
4. COLLECTOR
5. CATHODE

STYLE 6:
PIN 1. EMITTER 2
2. BASE 2
3. EMITTER 1
4. COLLECTOR 1
5. COLLECTOR 2/BASE 1

STYLE 7:
PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 8:
PIN 1. CATHODE
2. COLLECTOR
3. N/C
4. BASE
5. EMITTER

STYLE 9:
PIN 1. ANODE
2. CATHODE
3. ANODE
4. ANODE
5. ANODE

DOCUMENT NUMBER:	98AON11127D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
STATUS:	ON SEMICONDUCTOR STANDARD	
NEW STANDARD:		
DESCRIPTION:	SOT−553, 5 LEAD	PAGE 1 OF 2

ISSUE	REVISION	DATE
A	ADDED STYLES 3–9. REQ. BY D. BARLOW	11 NOV 2003
B	ADDED NOMINAL VALUES AND UPDATED GENERIC MARKING DIAGRAM. REQ. BY HONG XIAO	27 MAY 2005
C	UPDATED DIMENSIONS D, E, AND HE. REQ. BY J. LETTERMAN.	20 MAR 2013

PUBLICATION ORDERING INFORMATION

◊

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Inverters *category:*

Click to view products by ON Semiconductor *manufacturer:*

Other Similar products are found below :

E5-652Z NL17SGU04P5T5G NLX2G04BMX1TCG CD4009UBE TC4584BFN 022413E NL17SG14AMUTCG NLU2G04AMUTCG NLU2GU04BMX1TCG NLU2G04CMX1TCG NLV17SZ06DFT2G TC74VHC04FK(EL,K) NLV74HC04ADTR2G NLU1G04AMUTCG NLX2G04CMUTCG NLX2G04AMUTCG NLU1GU04CMUTCG NLU1GT14AMUTCG NLU1G04CMUTCG NL17SZU04P5T5G 74LVC06ADTR2G 74LVC04ADR2G NLV37WZ04USG NLX3G14FMUTCG NL17SZ04P5T5G NLV17SG14DFT2G 74ACT14SC BU4069UBF-E2 EMPP008Z NC7WZ14P6X NLV14106BDTR2G NLV74AC14DTR2G SN74HCT04DE4 ODE-3-120023-1F12 74VHCT04AM SV004IE5-1C TC74HC04APF TC7SH04F,LJ(CT TC7W14FK,LF 74VHC14MTCX 74LCX14MTC SN74LVC1GU04DBVR NL27WZ14DFT2G NLU1G14BMX1TCG NLU2G04AMX1TCG NLU2G14AMX1TCG NLU3G14AMX1TCG NLVVHC1G04DFT2G NLX2G04CMX1TCG NLX3G14AMX1TCG