**ON Semiconductor** 

Is Now

# Onsemi

To learn more about onsemi<sup>™</sup>, please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari

# Analog Multiplexer/ Demultiplexer


# TTL Compatible, Single–Pole, 8–Position Plus Common Off

The NLAS4051 is an improved version of the MC14051 and MC74HC4051 fabricated in sub-micron Silicon Gate CMOS technology for lower  $R_{DS(on)}$  resistance and improved linearity with low current. This device may be operated either with a single supply or dual supply up to  $\pm 3.0$  V to pass a 6.0 V<sub>PP</sub> signal without coupling capacitors.

When operating in single supply mode, it is only necessary to tie  $V_{EE}$ , pin 7 to ground. For dual supply operation,  $V_{EE}$  is tied to a negative voltage, not to exceed maximum ratings.

#### Features

- Improved R<sub>DS(on)</sub> Specifications
- Pin for Pin Replacement for MAX4051 and MAX4051A
  One Half the Resistance Operating at 5.0 V
- Single or Dual Supply Operation
  - Single 2.5–5.0 V Operation, or Dual ±3.0 V Operation
  - With V<sub>CC</sub> of 3.0 to 3.3 V, Device Can Interface with 1.8 V Logic, No Translators Needed
  - Address and Inhibit Logic are Over–Voltage Tolerant and May Be Driven Up +6.0 V Regardless of V<sub>CC</sub>
- Improved Linearity Over Standard HC4051 Devices
- Popular SOIC, and Space Saving TSSOP, and QSOP 16 Pin Packages
- Pb–Free Packages are Available\*





## **ON Semiconductor®**

http://onsemi.com

		MARKING DIAGRAMS
1	SOIC-16 D SUFFIX CASE 751B	168 8 8 8 8 8 8 8 8 NLAS4051G AWLYWW 18 8 8 8 8 8 8 8
T T	TSSOP-16 DT SUFFIX CASE 948F	16 HHHHHHH NLAS 4051 ALYW- 0 - 1 HHHHHHH
	QSOP-16 QS SUFFIX CASE 492	16 A A A A A A A A A A A A A A A A A A A
A WL, Y WM G o	= Year , W = Work Wee	ek

G or • = Pb–Free Package

#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NLAS4051DR2	SOIC-16	2500/Tape & Reel
NLAS4051DR2G	SOIC-16 (Pb-Free)	2500/Tape & Reel
NLAS4051DTR2	TSSOP-16	2500/Tape & Reel
NLAS4051DTR2G	TSSOP-16 (Pb-Free)	2500/Tape & Reel
NLAS4051QSR	QSOP-16	2500/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **TRUTH TABLE**

		Address		
Inhibit	C	В	Α	<b>ON SWITCHES*</b>
1	X don't care	X don't care	X don't care	All switches open
0	0	0	0	COM-NO <sub>0</sub>
0	0	0	1	COM-NO <sub>1</sub>
0	0	1	0	COM-NO <sub>2</sub>
0	0	1	1	COM-NO <sub>3</sub>
0	1	0	0	COM-NO <sub>4</sub>
0	1	0	1	COM-NO <sub>5</sub>
0	1	1	0	COM-NO <sub>6</sub>
0	1	1	1	COM-NO7



\*NO and COM pins are identical and interchangeable. Either may be considered an input or output; signals pass equally well in either direction.



#### **MAXIMUM RATINGS**

F	arameter	Symbol	Value	Unit
Negative DC Supply Voltage	(Referenced to GND)	V <sub>EE</sub>	-7.0 to +0.5	V
Positive DC Supply Voltage (Note 1)	(Referenced to GND) (Referenced to V <sub>EE</sub> )	V <sub>CC</sub>	-0.5 to +7.0 -0.5 to +7.0	V
Analog Input Voltage		V <sub>IS</sub>	$V_{\mbox{\scriptsize EE}}$ –0.5 to $V_{\mbox{\scriptsize CC}}$ +0.5	V
Digital Input Voltage	(Referenced to GND)	V <sub>IN</sub>	-0.5 to 7.0	V
DC Current, Into or Out of Any Pin		I	± 50	mA
Storage Temperature Range		T <sub>STG</sub>	-65 to +150	°C
Lead Temperature, 1 mm from Case for	or 10 Seconds	ΤL	260	°C
Junction Temperature under Bias		TJ	+ 150	°C
Thermal Resistance	SOIC TSSOP QSOP	$\theta_{JA}$	143 164 164	°C/W
Power Dissipation in Still Air,	SOIC TSSOP QSOP	P <sub>D</sub>	500 450 450	mW
Moisture Sensitivity		MSL	Level 1	
Flammability Rating	Oxygen Index: 30% – 35%	F <sub>R</sub>	UL 94 V–0 @ 0.125 in	
ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	V <sub>ESD</sub>	> 2000 > 200 > 1000	V
Latchup Performance	Above V <sub>CC</sub> and Below GND at 125°C (Note 5)	ILATCHUP	±300	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. The absolute value of  $V_{CC} \pm |V_{EE}| \le 7.0$ . 2. Tested to EIA/JESD22–A114–A.

3. Tested to EIA/JESD22-A115-A.

Tested to JESD22-C101-A. 4.

5. Tested to EIA/JESD78.

#### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Мах	Unit	
Negative DC Supply Voltage	(Referenced to GND)	V <sub>EE</sub>	-5.5	GND	V
Positive DC Supply Voltage	(Referenced to GND) (Referenced to V <sub>EE</sub> )	V <sub>CC</sub>	2.5 2.5	5.5 6.6	V
Analog Input Voltage		V <sub>IS</sub>	V <sub>EE</sub>	V <sub>CC</sub>	V
Digital Input Voltage	(Note 6) (Referenced to GND)	V <sub>IN</sub>	0	5.5	V
Operating Temperature Range, All Package Types		T <sub>A</sub>	-55	125	°C
Input Rise/Fall Time (Channel Select or Enable Inputs)	$\begin{array}{l} {\sf V}_{CC} = 3.0 \; {\sf V} \; \pm \; 0.3 \; {\sf V} \\ {\sf V}_{CC} = 5.0 \; {\sf V} \; \pm \; 0.5 \; {\sf V} \end{array}$	t <sub>r</sub> , t <sub>f</sub>	0 0	100 20	ns/V

6. Unused digital inputs may not be left open. All digital inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

#### DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

			V <sub>cc</sub>	Guara	nteed Lin	nit	
Parameter	Condition	Symbol	V	–55 to 25°C	≤85°C	≤125°C	Unit
Minimum High-Level Input Voltage, Address and Inhibit Inputs		V <sub>IH</sub>	2.5 3.0	1.75 2.1	1.75 2.1	1.75 2.1	V
			4.5 5.5	3.15 3.85	3.15 3.85	3.15 3.85	
Maximum Low–Level Input Voltage, Address and Inhibit Inputs		VIL	2.5 3.0 4.5 5.5	.45 0.9 1.35 1.65	.45 0.9 1.35 1.65	.45 0.9 1.35 1.65	V
Maximum Input Leakage Current, Address or Inhibit Inputs	V <sub>IN</sub> = 6.0 or GND	I <sub>IN</sub>	0 V to 6.0 V	±0.1	±1.0	±1.0	μΑ
Maximum Quiescent Supply Current (per Package)	Address, Inhibit and $V_{IS} = V_{CC}$ or GND	I <sub>CC</sub>	6.0	4.0	40	80	μΑ

#### DC ELECTRICAL CHARACTERISTICS – Analog Section

		Symbol	Vcc	VEE	Guara	nteed Lin	nit	
Parameter	Test Conditions		V	V	–55 to 25°C	≤85°C	≤125°C	Unit
Maximum "ON" Resistance (Note 7)		R <sub>ON</sub>	3.0 4.5 3.0	0 0 -3.0	86 37 26	108 46 33	120 55 37	Ω
Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package		ΔR <sub>ON</sub>	3.0 4.5 3.0	0 0 -3.0	15 13 10	20 18 15	20 18 15	Ω
ON Resistance Flatness	$ I_{S}  = 10 \text{ mA } V_{COM} = 1, 2, 3.5 \text{ V} \\ V_{COM} = 2, 0, 2 \text{ V}$	Rflat(ON)	4.5 3.0	3.0	4 2	4 2	5 3	Ω
Maximum Off–Channel Leakage Current	Switch Off $V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IO} = V_{CC} - 1.0 \text{ V or } V_{EE} + 1.0 \text{ V}$ (Figure 17)	I <sub>NC(OFF)</sub> I <sub>NO(OFF)</sub>	6.0 3.0	0 -3.0	0.1 0.1	5.0 5.0	100 100	nA
Maximum On–Channel Leakage Current, Channel– to–Channel	Switch On V <sub>IO</sub> = V <sub>CC</sub> –1.0 V or V <sub>EE</sub> +1.0 V (Figure 17)	I <sub>COM(ON)</sub>	6.0 3.0	0 -3.0	0.1 0.1	5.0 5.0	100 100	nA

At supply voltage (V<sub>CC</sub>) approaching 2.5 V the analog switch on–resistance becomes extremely non–linear. Therefore, for low voltage operation it is recommended that these devices only be used to control digital signals.

#### **AC CHARACTERISTICS** (Input $t_r = t_f = 3 \text{ ns}$ )

						Guarar	nteed Limi	it	
			Vcc	VEE	–55 to	o 25°C			
Parameter	Test Conditions	Symbol	v	V	Min	Тур*	≤85°C	≤125°C	Unit
Minimum Break–Before– Make Time	$ \begin{array}{l} V_{IN} = V_{IL} \mbox{ or } V_{IH} \\ V_{IS} = V_{CC} \\ R_L = \ 300 \ \Omega, \ C_L = \ 35 \ pF \\ (Figure \ 19) \end{array} $	t <sub>BBM</sub>	3.0 4.5 3.0	0.0 0.0 -3.0	1.0 1.0 1.0	6.5 5.0 3.5			ns


\*Typical Characteristics are at 25°C.

#### **AC CHARACTERISTICS** ( $C_L$ = 35 pF, Input $t_r$ = $t_f$ = 3 ns)

					Guaranteed Limit						
		Vcc	VEE	-	55 to 25	°C	≤8	5°C	≤1	25°C	
Parameter	Symbol	v	v	Min	Тур	Max	Min	Max	Min	Max	Unit
Transition Time (Address Selection Time) (Figure 18)	t <sub>TRANS</sub>	2.5 3.0 4.5 3.0	0 0 -3.0		22 20 16 16	40 28 23 23		45 30 25 25		50 35 30 28	ns
Turn–on Time (Figures 14, 15, 20, and 21) Inhibit to N <sub>O</sub> or N <sub>C</sub>	t <sub>ON</sub>	2.5 3.0 4.5 3.0	0 0 -3.0		22 18 16 16	40 28 23 23		45 30 25 25		50 35 30 28	ns
Turn–off Time (Figures 14, 15, 20, and 21) Inhibit to N <sub>O</sub> or N <sub>C</sub>	<sup>t</sup> OFF	2.5 3.0 4.5 3.0	0 0 -3.0		22 18 16 16	40 28 23 23		45 30 25 25		50 35 30 28	ns
				-	Ту	pical @	25°C, ∖	/ <sub>CC</sub> = 5.0	V		
Maximum Input Capacitance, Select Inputs	C <sub>IN</sub>			8			pF				
Analog I/O	$C_{NO}$ or $C_{NC}$			10							
Common I/O	C <sub>COM</sub>			10							
Feedthrough	C <sub>(ON)</sub>						1.0				

### ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			V <sub>cc</sub>	V <sub>EE</sub>	Тур	
Parameter	Condition	Symbol	v	V	25°C	Unit
Maximum On–Channel Bandwidth or Minimum Frequency Response	$V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ Source Amplitude = 0 dBm (Figures 10 and 22)	BW	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	80 90 95 95	MHz
Off-Channel Feedthrough Isolation	f =100 kHz; $V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ Source = 0 dBm (Figures 12 and 22)	V <sub>ISO</sub>	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-93 -93 -93 -93	dB
Maximum Feedthrough On Loss	$V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ Source = 0 dBm (Figures 10 and 22)	V <sub>ONL</sub>	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-2 -2 -2 -2	dB
Charge Injection	$ \begin{array}{l} V_{IN} = V_{CC} \text{ to } V_{EE,}  f_{IS} = 1 \text{ kHz},  t_r = t_f = 3 \text{ ns} \\ R_{IS} = 0  \Omega,  C_L = 1000 \text{ pF},  Q = C_L * \Delta V_{OUT} \\ \text{(Figures 16 and 23)} \end{array} $	Q	5.0 3.0	0.0 -3.0	9.0 12	рС
Total Harmonic Distortion THD + Noise		THD	6.0 3.0	0.0 -3.0	0.10 0.05	%









Figure 3. I<sub>CC</sub> versus Temp, V<sub>CC</sub> = 3 V and 5 V














Figure 6. Typical On Resistance  $V_{CC} = 3.0 V$ ,  $V_{EE} = 0 V$ 











Figure 9. Typical On Resistance  $V_{CC}$  = 3.3 V,  $V_{EE}$  = -3.3 V












Figure 16. Charge Injection versus COM Voltage






Figure 17. Switch Leakage versus Temperature















Figure 19. t<sub>BBM</sub> (Time Break–Before–Make)














Channel switch Address and Inhibit/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch.  $V_{ISO}$ , Bandwidth and  $V_{ONL}$  are independent of the input signal direction.


$$\begin{split} & \mathsf{V}_{\mathsf{ISO}} = \mathsf{Off \ Channel \ Isolation} = 20 \ \mathsf{Log} \left( \frac{\mathsf{V}\mathsf{OUT}}{\mathsf{V}\mathsf{IN}} \right) \ \text{ for } \mathsf{V}_\mathsf{IN} \ \text{at } 100 \ \mathsf{kHz} \\ & \mathsf{V}_\mathsf{ONL} = \mathsf{On \ Channel \ Loss} = 20 \ \mathsf{Log} \left( \frac{\mathsf{V}\mathsf{OUT}}{\mathsf{V}\mathsf{IN}} \right) \ \text{ for } \mathsf{V}_\mathsf{IN} \ \text{at } 100 \ \mathsf{kHz} \ \text{to } 50 \ \mathsf{MHz} \\ & \mathsf{Bandwidth} \ (\mathsf{BW}) = \mathsf{the \ frequency \ 3 \ dB \ below \ V_\mathsf{ONL}} \end{split}$$








#### **TYPICAL OPERATION**









Figure 25. Dual Supply  $V_{CC}$  = 3.0 V,  $V_{EE}$  = -3.0 V

#### PACKAGE DIMENSIONS




NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.

- 2. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 3.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 4.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR 5. PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0 °	7°	0°	7°
Ρ	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

**TSSOP-16** CASE 948F-01 **ISSUE A** 



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.

INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL


NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
ĸ	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007 0.010		
L	6.40		0.252 BSC		
М	0 °	8 °	0° 8°		

#### PACKAGE DIMENSIONS

QSOP-16 **QS SUFFIX** CASE 492-01



NOTES

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- 2
- THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE 3. ONLY). BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS DRAWING.
- PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER SIDE.
- BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D. 5.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.189	0.196	4.80	4.98
В	0.150	0.157	3.81	3.99
С	0.061	0.068	1.55	1.73
D	0.008	0.012	0.20	0.31
F	0.016	0.035	0.41	0.89
G	0.025 BSC		0.64 BSC	
Н	0.008	0.018	0.20	0.46
J	0.0098	0.0075	0.249	0.191
Κ	0.004	0.010	0.10	0.25
L	0.230	0.244	5.84	6.20
М	0 °	8 °	0 °	8 °
Ν	0 °	7 °	0 °	7°
Р	0.007	0.011	0.18	0.28
Q	0.020 DIA		0.51 DIA	
R	0.025	0.035	0.64	0.89
U	0.025	0.035	0.64	0.89
٧	0 °	8°	0°	8°

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

F

DETAIL E

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NLAS4051/D

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Multiplexer Switch ICs category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC PI2SSD3212NCE NLAS3257CMX2TCG PI5A3157BC6EX PI3DBS12412AZLEX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX PS509LEX MUX36S16IRSNR 74LVC1G3157GM-Q10X TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G SN74LV4051APWR TC4066BP-NF HEF4053BT.653 PI3L720ZHEX ADG5408BRUZ-REEL7 ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 PI2DBS6212ZHEX MAX4704EUB+T ADG1406BRUZ-REEL7 CD4053BPWRG4 74HC4053D.653 74HCT4052PW.118 74LVC2G53DP.125 74HC4052DB.112 74HC4052PW.112 74HC4053DB.112 74HC4067DB.112 74HC4351DB.112 74HCT4052D.112 74HCT4052DB.112 74HCT4053DB.112 74HCT4351D.112 74LV4051PW.112 FSA1256L8X\_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A