Quad Bus Buffer

with 3-State Control Inputs

The NLSF3T126 is a high speed CMOS quad bus buffer fabricated with silicon gate CMOS technology. It achieves noninverting high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The NLSF3T126 requires the 3-state control input (OE) to be set Low to place the output into high impedance.

The T126 inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V, because it has full 5.0 V CMOS level output swings.

The NLSF3T126 input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when $V_{\rm CC}=0$ V. These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

Features

- High Speed: $t_{PD} = 3.8 \text{ ns}$ (Typ) at $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4.0 \mu A$ (Max) at $T_A = 25^{\circ}C$
- TTL-Compatible Inputs: $V_{IL} = 0.8 \text{ V}$; $V_{IH} = 2.0 \text{ V}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise: $V_{OLP} = 0.8 \text{ V (Max)}$
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: Human Body Model; > 2000 V,

Machine Model > 200 V

- Chip Complexity: 72 FETs or 18 Equivalent Gates
- Pb-Free Package is Available*

FUNCTION TABLE

Inp	uts	Output
Α	ŌĒ	Υ
L H ×	H H	L H 7

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

http://onsemi.com



QFN-16 CASE 485G

MARKING DIAGRAM



NLSFT126 = Device Code

A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NLSF3T126MNR2	QFN-16	3000/Tape & Reel
NLSF3T126MNR2G	QFN-16 (Pb-Free)	3000/Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Logic Diagram Active-High Output Enables




Figure 2. QFN - 16 Pinout (Top View)

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
DC Supply Voltage	V _{CC}	-0.5 to +7.0	V
DC Input Voltage	V _{in}	-0.5 to +7.0	V
DC Output Voltage Output in 3–Sta High or Low Sta		-0.5 to +7.0 -0.5 to V _{CC} +0.5	V
Input Diode Current	I _{IK}	-20	mA
Output Diode Current (V _{OUT} < GND; V _{OUT} > V _{CC})	I _{OK}	±20	mA
DC Output Current, per Pin	l _{out}	±25	mA
DC Supply Current, V _{CC} and GND Pins	Icc	±75	mA
Power Dissipation in Still Air, QFN Package	jes P _D	500	mW
Storage Temperature	T _{stg}	-65 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parame	Symbol	Min	Max	Unit	
DC Supply Voltage		V _{CC}	2.0	5.5	V
DC Input Voltage		V _{in}	0	5.5	V
DC Output Voltage	Output in 3-State High or Low State	V _{out}	0 0	5.5 V _{CC}	V
Operating Temperature		T _A	-40	+85	°C
Input Rise and Fall Time	$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	t _r , t _f	0	20	ns/V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	T	4 = 25°	Č.	T _A ≤	85°C	T _A ≤ 1	125°C	
Parameter	Test Conditions	Symbol	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
Minimum High-Level Input Voltage	2.3 V ± 0.3 V 3.3 V ± 0.3 V 5.0 V ± 0.5 V	V _{IH}		0.5 V _{CC} 0.4 V _{CC} 0.44 V _{CC}			0.5 V _{CC} 0.4 V _{CC} 0.44 V _{CC}		0.5 V _{CC} 0.4 V _{CC} 0.44 V _{CC}		V
Maximum Low-Level Input Voltage	2.3 V ± 0.3 V 3.3 V ± 0.3 V 5.0 V ± 0.5 V	V _{IL}				0.3 V _{CC} 0.18 V _{CC} 0.18 V _{CC}		0.3 V _{CC} 0.18 V _{CC} 0.18 V _{CC}		0.3 V _{CC} 0.18 V _{CC} 0.18 V _{CC}	V
Minimum High-Level Output Voltage	V_{OL} @ I_{OL} , 50 mA $V_{IN} = V_{IH}$ or V_{IL} $I_{OH} = -50 \mu A$	V _{OH}	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		1.9 2.9 4.4		V
$V_{IN} = V_{IH}$ or V_{IL}	$V_{IN} = V_{IH}$ or V_{IL} $I_{OH} = -2.0$ mA $I_{OH} = -4.0$ mA $I_{OH} = -8.0$ mA		2.0 3.0 4.5	1.82 2.58 3.94			1.72 2.48 3.80		1.60 2.34 3.66		
Maximum Low-Level Output Voltage	$V_{OL} @ I_{OL}$, 50 mA $V_{IN} = V_{IH}$ or V_{IL} $I_{OL} = 50 \mu A$	V _{OL}	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
$V_{IN} = V_{IH}$ or V_{IL}	$\begin{aligned} &V_{IN} = V_{IH} \text{ or } V_{IL} \\ &I_{OL} = 2.0 \text{ mA} \\ &I_{OL} = 4.0 \text{ mA} \\ &I_{OL} = 8.0 \text{ mA} \end{aligned}$		2.0 3.0 4.5			0.36 0.36 0.36		0.44 0.44 0.44		0.52 0.52 0.52	
Maximum Input Leakage Current	V _{IN} = 5.5 V or GND	I _{IN}	0 to 5.5			±0.1		±1.0		±1.0	μΑ
Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	I _{CC}	5.5			2.0		20		40	μΑ
Quiescent Supply Current	Input: V _{IN} = 3.4 V	Ісст	5.5			1.35		1.50		1.65	mA
Maximum 3-State Leakage Current	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	I _{OZ}	5.5			±0.25		±2.5		±2.5	μΑ
Output Leakage Current	V _{OUT} = 5.5 V	I _{OPD}	0.0			0.5		5.0		10	μΑ

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)

			T _A = 25°C		T _A = 5	≤ 85°C	T _A ≤ '	125°C		
Parameter	Test Conditions	Symbol	Min	Тур	Max	Min	Max	Min	Max	Unit
Maximum Propagation Delay,	$V_{CC} = 2.3 \pm 0.3 \text{ V}$ $C_L = 15 \text{ pF}$	t _{PLH} ,	1.0	14.5	16.9	1.0	18.1	1.0	19.2	ns
A to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $C_L = 15 \text{ pF}$ $C_L = 50 \text{ pF}$	t _{PHL}	1.0 1.0	5.6 8.1	8.0 11.5	1.0 1.0	9.5 13.0	1.0 1.0	12.0 16.0	ns
	$V_{CC} = 5.0 \pm 0.5 \text{ V} C_L = 15 \text{ pF} \\ C_L = 50 \text{ pF} \\$		1.0 1.0	3.8 5.3	5.5 7.5	1.0 1.0	6.5 8.5	1.0 1.0	8.5 10.5	
Maximum Output	$V_{CC} = 2.3 \pm 0.3 \text{ V}$ $C_L = 15 \text{ pF}$	t _{PZL} ,	1.0	14.8	16.2	1.0	17.4	1.0	19.3	ns
Enable TIme, \overline{OE} to Y	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	t _{PZH}	1.0 1.0	5.4 7.9	8.0 11.5	1.0 1.0	9.5 13.0	1.0 1.0	11.5 15.0	ns
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		1.0 1.0	3.6 5.1	5.1 7.1	1.0 1.0	6.0 8.0	1.0 1.0	7.5 9.5	
Maximum Output	$V_{CC} = 2.3 \pm 0.3 \text{ V}$ $C_L = 15 \text{ pF}$	t _{PLZ} ,	1.0	15.4	18.0	1.0	19.8	1.0	22.0	ns
Disable Time, OE to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $C_L = 50 \text{ pF}$ $R_L = 1.0 \text{ k}\Omega$	t _{PHZ}	1.0	9.5	13.2	1.0	15.0	1.0	18.0	ns
	$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $C_L = 50 \text{ pF}$ $R_L = 1.0 \text{ k}\Omega$		1.0	6.1	8.8	1.0	10.0	1.0	12.0	ns
Output-to-Output Skew	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $C_L = 50 \text{ pF}$ (Note 1)	t _{OSLH} , t _{OSHL}			1.5		1.5		2.0	ns
	$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $C_L = 50 \text{ pF}$ (Note 1)				1.0		1.0		1.5	•
Maximum Input Capacitance		C _{in}		4.0	10		10		10	pF
Maximum 3–State Output Capacitance (Output in High Impedance State)	C _{out}			6.0						pF
	•		•	Typical @ 25°C, V _{CC} = 5.0 V						
Power Dissipation Capacitance	(Note 2)	C _{PE})			1	5			pF

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$, $C_L = 50 \text{ pF}$, $V_{CC} = 5.0 \text{ V}$)

		T _A = 25°C		
Characteristic	Symbol	Тур	Max	Unit
Quiet Output Maximum Dynamic V _{OL}	V _{OLP}	0.3	0.8	V
Quiet Output Minimum Dynamic V _{OL}	V _{OLV}	-0.3	-0.8	V
Minimum High Level Dynamic Input Voltage	V _{IHD}		3.5	V
Maximum Low Level Dynamic Input Voltage	V _{ILD}		1.5	V

Parameter guaranteed by design. t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSHL} = |t_{PHLm} - t_{PHLn}|.
 C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}/4 (per buffer). C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

SWITCHING WAVEFORMS




Figure 3.






Figure 4.



*Includes all probe and jig capacitance

Figure 5. Test Circuit



*Includes all probe and jig capacitance

Figure 6. Test Circuit

PIN ONE LOCATION

2X 0.10 C

2X 0.10 C

// 0.05 C

0.05 C






DATE 08 OCT 2021


NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS.
 THE TERMINALS.



DETAIL B


ALTERNATE
CONSTRUCTIONS



DETAIL A
ALTERNATE TERMINAL
CONSTRUCTIONS

	MILLIME					
DIM	MIN.	N□M.	MAX.			
Α	0.80	0.90	1.00			
A1	0.00	0.03	0.05			
A3		0.20 REF				
b	0.18	0.30				
D	3.00 BSC					
D2	1.65	1.85				
E		3.00 BSC	;			
ES.	1.65	1.85				
e	0.50 BSC					
k	0.18 TYP					
L	0.30	0.40	0.50			
L1	0.00	0.00 0.08				

MOUNTING FOOTPRINT



DETAIL A
⊕ 0.10 CAB 9 E2 10 16X b ⊕ 0.10 CAB NOTE 3

BOTTOM VIEW

TOP VIEW

□(□)□

SIDE VIEW

DETAIL B

SEATING PLANE

Ċ

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
■ Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON04795D	Electronic versions are uncontrolled except when accessed directly from the Document Reportant Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	QFN16 3X3, 0.5P		PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

LXV200-024SW 74AUP2G34FW3-7 HEF4043BP PI74FCT3244L MC74HCT365ADTR2G Le87401NQC Le87402MQC 028192B
042140C 051117G 070519XB NL17SZ07P5T5G NLU1GT126AMUTCG 74AUP1G17FW5-7 74LVC2G17FW4-7 CD4502BE 59628982101PA 5962-9052201PA 74LVC1G125FW4-7 NL17SH17P5T5G NL17SH125P5T5G NLV37WZ07USG RHRXH162244K1
74AUP1G34FW5-7 74AUP1G07FW5-7 74LVC2G126RA3-7 NLX2G17CMUTCG 74LVCE1G125FZ4-7 Le87501NQC 74AUP1G126FW5-7 TC74HC4050AP(F) 74LVCE1G07FZ4-7 NLX3G16DMUTCG NLX2G06AMUTCG NLVVHC1G50DFT2G NLU2G17AMUTCG
LE87100NQC LE87290YQC LE87290YQCT LE87511NQC LE87511NQCT LE87557NQC LE87557NQCT LE87614MQC
LE87614MQCT 74AUP1G125FW5-7 NLU2G16CMUTCG MC74LCX244MN2TWG NLV74VHC125DTR2G NL17SG126DFT2G