ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]
## MC14040B

## 12-Bit Binary Counter

The MC14040B 12-stage binary counter is constructed with MOS P -Channel and N -Channel enhancement mode devices in a single monolithic structure. This part is designed with an input wave shaping circuit and 12 stages of ripple-carry binary counter. The device advances the count on the negative-going edge of the clock pulse. Applications include time delay circuits, counter controls, and frequency-driving circuits.

## Features

- Fully Static Operation
- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Common Reset Line
- Pin-for-Pin Replacement for CD4040B
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage Range | -0.5 to +18.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | Input or Output Voltage Range <br> (DC or Transient) | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}, \mathrm{I}_{\text {out }}$ | Input or Output Current <br> (DC or Transient) per Pin | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation, per Package <br> (Note 1) | 500 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature Range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature <br> (8-Second Soldering) | ${ }^{\circ} \mathrm{C}$ |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: $-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{V}_{\text {SS }} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{DD}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ ). Unused outputs must be left open.
ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

| SOIC-16 | SOEIAJ-16 | TSSOP-16 |
| :--- | :--- | :--- |
| D SUFFIX | F SUFFIX | DT SUFFIX |
| CASE 751B | CASE 966 | CASE 948F |

PIN ASSIGNMENT

| Q12 1 • | 16 | $\mathrm{V}_{\mathrm{DD}}$ |
| :---: | :---: | :---: |
| Q6 [ 2 | 15 | Q11 |
| Q5 3 | 14 | Q10 |
| Q7 [ 4 | 13 | Q8 |
| Q4 5 | 12 | Q9 |
| Q3 6 | 11 | R |
| Q2 7 | 10 | C |
| $\mathrm{V}_{\text {SS }} \mathrm{C}_{8}$ | 9 | Q1 |

## MARKING DIAGRAMS



SOIC-16


SOEIAJ-16

TSSOP-16
A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or $\quad=$ Pb-Free Package
(Note: Microdot may be in either location)

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

TRUTH TABLE

| Clock | Reset | Output State |
| :---: | :---: | :---: |
| $\nearrow$ | 0 | No Change |
| $\nearrow$ | 0 | Advance to next state |
| X | 1 | All Outputs are low |

X = Don't Care

## LOGIC DIAGRAM



ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: |
| MC14040BDG | $\begin{aligned} & \text { SOIC-16 } \\ & \text { (Pb-Free) } \end{aligned}$ | 48 Units / Rail |
| NLV14040BDG* | $\begin{aligned} & \text { SOIC-16 } \\ & \text { (Pb-Free) } \end{aligned}$ | 48 Units / Rail |
| MC14040BDR2G | $\begin{aligned} & \hline \text { SOIC-16 } \\ & \text { (Pb-Free) } \end{aligned}$ | 2500 Units / Tape \& Reel |
| NLV14040BDR2G* | $\begin{aligned} & \text { SOIC-16 } \\ & \text { (Pb-Free) } \end{aligned}$ | 2500 Units / Tape \& Reel |
| MC14040BDTR2G | $\begin{aligned} & \text { TSSOP-16 } \\ & \text { (Pb-Free) } \end{aligned}$ | 2500 Units / Tape \& Reel |
| NLV14040BDTR2G* | $\begin{aligned} & \text { TSSOP-16 } \\ & \text { (Pb-Free) } \end{aligned}$ | 2500 Units / Tape \& Reel |
| MC14040BFELG | $\begin{gathered} \text { SOEIAJ-16 } \\ \text { (Pb-Free) } \end{gathered}$ | 2000 Units / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Characteristic | Symbol | $V_{D D}$Vdc | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125{ }^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 2) } \end{gathered}$ | Max | Min | Max |  |
| Output Voltage <br> "0" Level $V_{\text {in }}=V_{D D} \text { or } 0$ <br> "1" Level $V_{\mathrm{in}}=0 \text { or } V_{D D}$ | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & \hline 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | Vdc |
| $\begin{array}{\|cc\|} \hline \text { Input Voltage } & \text { "0" Level } \\ \left(\mathrm{V}_{\mathrm{O}}=4.5 \text { or } 0.5 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{O}}=9.0 \text { or } 1.0 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{O}}=13.5 \text { or } 1.5 \mathrm{Vdc}\right) & \\ & \\ & \text { "1" Level } \\ \left(\mathrm{V}_{\mathrm{O}}=0.5 \text { or } 4.5 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{O}}=1.0 \text { or } 9.0 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{O}}=1.5 \text { or } 13.5 \mathrm{Vdc}\right) & \end{array}$ | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \end{aligned}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | Vdc |
| $\begin{array}{ll} \hline \text { Output Drive Current } & \\ \left(\mathrm{V}_{\mathrm{OH}}=2.5 \mathrm{Vdc}\right) & \text { Source } \\ \left(\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{OH}}=9.5 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{OH}}=13.5 \mathrm{Vdc}\right) & \end{array}$ | IOH | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -3.0 \\ -0.64 \\ -1.6 \\ -4.2 \end{gathered}$ | - | $\begin{aligned} & -2.4 \\ & -0.51 \\ & -1.3 \\ & -3.4 \end{aligned}$ | $\begin{gathered} -4.2 \\ -0.88 \\ -2.25 \\ -8.8 \end{gathered}$ | - | $\begin{gathered} -1.7 \\ -0.36 \\ -0.9 \\ -2.4 \end{gathered}$ | - | mAdc |
| $\begin{aligned} & \left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}\right) \\ & (\mathrm{V}) \quad \text { Sink } \\ & \left(\mathrm{V}_{\mathrm{OL}}=1.5 \mathrm{Vdc}\right) \end{aligned}$ | $\mathrm{l}_{\mathrm{OL}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 0.64 \\ 1.6 \\ 4.2 \end{gathered}$ | - | $\begin{gathered} \hline 0.51 \\ 1.3 \\ 3.4 \end{gathered}$ | $\begin{gathered} 0.88 \\ 2.25 \\ 8.8 \end{gathered}$ | - | $\begin{gathered} 0.36 \\ 0.9 \\ 2.4 \end{gathered}$ | - | mAdc |
| Input Current | $1{ }_{\text {in }}$ | 15 | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{Adc}$ |
| Input Capacitance $\left(\mathrm{V}_{\mathrm{in}}=0\right)$ | $\mathrm{C}_{\text {in }}$ | - | - | - | - | 5.0 | 7.5 | - | - | pF |
| Quiescent Current (Per Package) | IDD | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & \hline 0.005 \\ & 0.010 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Total Supply Current (Notes 3 \& 4) (Dynamic plus Quiescent, Per Package) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on all outputs, all buffers switching) | $\mathrm{I}_{T}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{T}}=(0.42 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(0.85 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(1.43 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \end{aligned}$ |  |  |  |  |  |  | $\mu \mathrm{Adc}$ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
3. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
4. To calculate total supply current at loads other than 50 pF :

$$
I_{T}\left(C_{L}\right)=I_{T}(50 \mathrm{pF})+\left(C_{L}-50\right) V f k
$$

where: $\mathrm{I}_{\mathrm{T}}$ is in $\mu \mathrm{A}$ (per package), $\mathrm{C}_{\mathrm{L}}$ in $\mathrm{pF}, \mathrm{V}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right)$ in volts, f in kHz is input frequency, and $\mathrm{k}=0.001$.

SWITCHING CHARACTERISTICS (Note 5) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Characteristic | Symbol | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{Vdcc} \end{aligned}$ | Min | $\begin{aligned} & \text { Typ } \\ & \text { (Note 6) } \end{aligned}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Output Rise and Fall Time } \\ & \mathrm{T}_{\mathrm{TLH}}, \mathrm{~T}_{T H L}=(1.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+25 \mathrm{~ns} \\ & \mathrm{~T}_{\mathrm{TLH}}, \mathrm{~T}_{\mathrm{THL}}=(0.75 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+12.5 \mathrm{~ns} \\ & \mathrm{~T}_{\mathrm{TLH}}, \mathrm{~T}_{\mathrm{THL}}=(0.55 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+9.5 \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{TLH}}, \\ & \mathrm{t}_{\mathrm{TH}}, \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{gathered} 100 \\ 50 \\ 40 \end{gathered}$ | $\begin{gathered} 200 \\ 100 \\ 80 \end{gathered}$ | ns |
|  | tpLH, tphL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{gathered} 260 \\ 115 \\ 80 \end{gathered}$ | $\begin{aligned} & 520 \\ & 230 \\ & 160 \end{aligned}$ | ns |
| Clock to Q12 <br> $t_{\text {PHL }}, \mathrm{t}_{\text {PLH }}=(1.7 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+2415 \mathrm{~ns}$ <br> $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}=(0.66 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+867 \mathrm{~ns}$ <br> $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\mathrm{PLH}}=(0.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+475 \mathrm{~ns}$ |  | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1625 \\ & 720 \\ & 500 \end{aligned}$ | $\begin{aligned} & 3250 \\ & 1440 \\ & 1000 \end{aligned}$ | ns |
| $\begin{aligned} & \text { Propagation Delay Time } \\ & \text { Reset to } Q_{n} \\ & \text { tpHL }^{l}=(1.7 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+485 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{PHL}}=(0.86 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+182 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{PHL}}=(0.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+145 \mathrm{~ns} \\ & \hline \end{aligned}$ | tpHL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 370 \\ & 155 \\ & 115 \\ & \hline \end{aligned}$ | $\begin{aligned} & 740 \\ & 310 \\ & 230 \\ & \hline \end{aligned}$ | ns |
| Clock Pulse Width | $\mathrm{t}_{\mathrm{WH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 385 \\ & 150 \\ & 115 \end{aligned}$ | $\begin{gathered} 140 \\ 55 \\ 38 \end{gathered}$ |  | ns |
| Clock Pulse Frequency | $\mathrm{f}_{\mathrm{cl}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{gathered} \hline 2.1 \\ 7.0 \\ 10.0 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 3.5 \\ & 4.5 \end{aligned}$ | MHz |
| Clock Rise and Fall Time | ${ }_{\text {t }}^{\text {tLH, }}$, $\mathrm{t}_{\text {THL }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | No Limit |  |  | ns |
| Reset Pulse Width | ${ }^{\text {twh }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 960 \\ & 360 \\ & 270 \end{aligned}$ | $\begin{gathered} 320 \\ 120 \\ 80 \end{gathered}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | ns |
| Reset Removal Time | $\mathrm{t}_{\text {rem }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 130 \\ 50 \\ 30 \end{gathered}$ | $\begin{aligned} & 65 \\ & 25 \\ & 15 \end{aligned}$ | - | ns |

5. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


Figure 1. Power Dissipation Test Circuit and Waveform


Figure 2. Switching Time Test Circuit and Waveforms


Figure 3. Timing Diagram

## APPLICATIONS INFORMATION

## TIME-BASE GENERATOR

A 60 Hz sinewave obtained through a 1.0 Megohm resistor connected directly to a standard 120 Vac power line is applied to the clock input of the MC14040B. By selecting
outputs Q5, Q10, Q11, and Q12 division by 3600 is accomplished. The MC14012B decodes the counter outputs, produces a single output pulse, and resets the binary counter. The resulting output frequency is 1.0 pulse/minute.


Figure 4. Time-Base Generator

## MC14040B

## PACKAGE DIMENSIONS

SOIC-16<br>D SUFFIX<br>PLASTIC SOIC PACKAGE<br>CASE 751B-05<br>ISSUE K



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD DIMENSIONS A AND B DO NOT INCLUDE MOLD
PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 ( 0.006 ) PER SIDE
5. DIMENSION D DOES NOT INCLUDE DAMBAR

PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |  | INCHES |  |  |  |
| :---: | ---: | ---: | ---: | ---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 9.80 | 10.00 | 0.386 | 0.393 |  |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |  |
| C | 1.35 | 1.75 | 0.054 | 0.068 |  |  |
| D | 0.35 | 0.49 | 0.014 | 0.019 |  |  |
| F | 0.40 | 1.25 | 0.016 | 0.049 |  |  |
| G | 1.27 |  | BSC | 0.050 |  | BSC |
| J | 0.19 | 0.25 | 0.008 | 0.009 |  |  |
| K | 0.10 | 0.25 | 0.004 | 0.009 |  |  |
| M | 0 | $7^{\circ}$ | $7^{\circ}$ | 0 |  |  |
| P | 5.80 | 6.20 | 0.229 | $7^{\circ}$ |  |  |
| R | 0.25 | 0.50 | 0.010 | 0.019 |  |  |

SOLDERING FOOTPRINT*

*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

TSSOP-16
DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 948F
ISSUE B


SOLDERING FOOTPRINT*

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

SOEIAJ-16<br>F SUFFIX<br>PLASTIC EIAJ SOIC PACKAGE<br>CASE 966<br>ISSUE A




DETAIL P


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MLLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE measured at the parting line. mold flash MEA PROTRUSIONS SHALL NOT EXCEED 0.15 O. O.006) PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR 4. TERMINAL NUMB

REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT 5. THE LEAD WIDTH DIMENSION (b) DOES NOT
INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018 ).

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | --- | 2.05 | --- | 0.081 |
| $\mathrm{A}_{1}$ | 0.05 | 0.20 | 0.002 | 0.008 |
| b | 0.35 | 0.50 | 0.014 | 0.020 |
| c | 0.10 | 0.20 | 0.007 | 0.011 |
| D | 9.90 | 10.50 | 0.390 | 0.413 |
| E | 5.10 | 5.45 | 0.201 | 0.215 |
| e | 1.27 BSC |  | 0.050 BSC |  |
| $\mathrm{H}_{\mathrm{E}}$ | 7.40 | 8.20 | 0.291 | 0.323 |
| L | 0.50 | 0.85 | 0.020 | 0.033 |
| $L_{\text {L }}$ | 1.10 | 1.50 | 0.043 | 0.059 |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |
| $Q_{1}$ | 0.70 | 0.90 | 0.028 | 0.035 |
| Z | --- | 0.78 | --- | 0.031 |

> ON Semiconductor and the $1 N$ are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Counter ICs category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
CD4018BE CD4033BE CD4060BE NLV14040BDR2G NLV14017BDG TC74VHC4040F(E,K,F 74VHC163FT 74VHC161FT(BJ) 74VHC163FT(BJ) 74HC393D.652 74HC4040D.653 74HCT4040D.653 74HC191D. 652 HEF4060BT. 653 HEF4518BT.652 74HC160D,652

74HC390DB, 118 74HC163PW. 112 74HC191PW. 112 74HC390PW. 112 74HC393DB. 118 74HC4024D.652 74HCT193DB. 112
74HCT390DB. 112 74HC193PW. 112 74HC390D.652 74HC4017PW. 112 74HC4020DB. 112 74HC4020PW. 112 74HC4040DB. 112
74HC4040PW. 112 74HC4060DB. 112 74HC4520D. 112 74HCT393DB. 112 74HCT6323AD. 112 74LV393D.112 74LV393PW. 112
74LV4060D. 112 74LV4060DB. 112 74LV4060PW. 112 74LVC161D. 112 74LVC161PW. 112 XD74LS90 XD74LS93 CD4017BE
XD74LS161 XD74LS192 XD74LS193 CD4060BE XD4553


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

