MC74AC74, MC74ACT74

Dual D-Type Positive Edge-Triggered Flip-Flop

The MC74AC74/74ACT74 is a dual D–type flip–flop with Asynchronous Clear and Set inputs and complementary $(Q, \overline{Q})$ outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

Asynchronous Inputs:

LOW input to $\overline{S}_D$ (Set) sets Q to HIGH level

LOW input to $\overline{C}_D$ (Clear) sets Q to LOW level

Clear and Set are independent of clock

Simultaneous LOW on $\overline{C}_D$ and $\overline{S}_D$ makes both Q and $\overline{Q}$ HIGH

Features

- Outputs Source/Sink 24 mA
- ′ACT74 Has TTL Compatible Inputs
- These are Pb–Free Devices

Figure 1. Pinout: 14–Lead Packages Conductors
(Top View)

PIN ASSIGNMENT

PIN	FUNCTION
D_1, D_2	Data Inputs
CP_1, CP_2	Clock Pulse Inputs
$\overline{C}_{D1}$, $\overline{C}_{D2}$	Direct Clear Inputs
$\overline{S}_{D1}$, $\overline{S}_{D2}$	Direct Set Inputs
Q_1, $\overline{Q}_1$, Q_2, $\overline{Q}_2$	Outputs

ON Semiconductor®

MARKING DIAGRAMS

SOIC–14
D SUFFIX
CASE 751A

xxx74G
AWLYWW

TSSOP–14
DT SUFFIX
CASE 948G

xxx
74
ALYW■
■

xxx	= AC or ACT
A	= Assembly Location
WL or L	= Wafer Lot
Y	= Year
WW or W	= Work Week
G or ■	= Pb–Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

MC74AC74, MC74ACT74

TRUTH TABLE (Each Half)

Inputs				Outputs	
$\overline{S}_D$	$\overline{C}_D$	CP	D	Q	$\overline{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H
H	H	$\_\rceil\overline{}$	H	H	L
H	H	$\_\rceil\overline{}$	L	L	H
H	H	L	X	Q_0	$\overline{Q}_0$

NOTE: H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial;
$\_\rceil\overline{}$ = LOW-to-HIGH Clock Transition
$Q_0(\overline{Q}_0)$ = Previous $Q(\overline{Q})$ before LOW-to-HIGH
Transition of Clock

Figure 2. Logic Symbol

NOTE: This diagram is provided only for the understanding of
logic operations and should not be used to estimate
propagation delays.

Figure 3. Logic Diagram

MC74AC74, MC74ACT74

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V_{CC}	DC Supply Voltage		-0.5 to $+7.0$	V
V_I	DC Input Voltage		$-0.5 \leq V_I \leq V_{CC} +0.5$	V
V_O	DC Output Voltage	(Note 1)	$-0.5 \leq V_O \leq V_{CC} +0.5$	V
I_{IK}	DC Input Diode Current		± 20	mA
I_{OK}	DC Output Diode Current		± 50	mA
I_O	DC Output Sink/Source Current		± 50	mA
I_{CC}	DC Supply Current per Output Pin		± 50	mA
I_{GND}	DC Ground Current per Output Pin		± 50	mA
T_{STG}	Storage Temperature Range		-65 to $+150$	°C
T_L	Lead temperature, 1 mm from Case for 10 Seconds		260	°C
T_J	Junction temperature under Bias		$+150$	°C
θ_{JA}	Thermal Resistance (Note 2)	SOIC TSSOP	125 170	°C/W
P_D	Power Dissipation in Still Air at 85°C	SOIC TSSOP	125 170	mW
MSL	Moisture Sensitivity		Level 1	
F_R	Flammability Rating	Oxygen Index: 30% – 35%	UL 94 V–0 @ 0.125 in	
V_{ESD}	ESD Withstand Voltage	Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5)	> 2000 > 200 > 1000	V
$I_{Latch-Up}$	Latch–Up Performance Above V_{CC} and Below GND at 85°C (Note 6)		± 100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. I_O absolute maximum rating must be observed.
2. The package thermal impedance is calculated in accordance with JESD51–7.
3. Tested to EIA/JESD22–A114–A.
4. Tested to EIA/JESD22–A115–A.
5. Tested to JESD22–C101–A.
6. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Typ	Max	Unit
V_{CC}	Supply Voltage	'AC	2.0	5.0	6.0	V
		'ACT	4.5	5.0	5.5	
V_{in}, V_{out}	DC Input Voltage, Output Voltage (Ref. to GND)		0	–	V_{CC}	V
t_r, t_f	Input Rise and Fall Time (Note) 'AC Devices except Schmitt Inputs	V_{CC} @ 3.0 V	–	150	–	ns/V
		V_{CC} @ 4.5 V	–	40	–	
		V_{CC} @ 5.5 V	–	25	–	
t_r, t_f	Input Rise and Fall Time (Note) 'ACT Devices except Schmitt Inputs	V_{CC} @ 4.5 V	–	10	–	ns/V
		V_{CC} @ 5.5 V	–	8.0	–	
T_J	Junction Temperature (PDIP)		–	–	140	°C
T_A	Operating Ambient Temperature Range		–40	25	85	°C
I_{OH}	Output Current – High		–	–	–24	mA
I_{OL}	Output Current – Low		–	–	24	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
1. V_{in} from 30% to 70% V_{CC}; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. V_{in} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

Symbol	Parameter	V_{CC} (V)	74AC T_A = +25°C		74AC T_A = −40°C to +85°C	Unit	Conditions
			Typ	Guaranteed Limits			
V_{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V_{OUT} = 0.1 V or V_{CC} − 0.1 V
V_{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V_{OUT} = 0.1 V or V_{CC} − 0.1 V
V_{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	I_{OUT} = −50 μA
		3.0 4.5 5.5	− − −	2.56 3.86 4.86	2.46 3.76 4.76	V	*V_{IN} = V_{IL} or V_{IH} I_{OH} −12 mA −24 mA −24 mA
V_{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I_{OUT} = 50 μA
		3.0 4.5 5.5	− − −	0.36 0.36 0.36	0.44 0.44 0.44	V	*V_{IN} = V_{IL} or V_{IH} 12 mA I_{OL} 24 mA 24 mA
I_{IN}	Maximum Input Leakage Current	5.5	−	±0.1	±1.0	μA	V_I = V_{CC}, GND
I_{OLD}	†Minimum Dynamic Output Current	5.5	−	−	75	mA	V_{OLD} = 1.65 V Max
I_{OHD}		5.5	−	−	−75	mA	V_{OHD} = 3.85 V Min
I_{CC}	Maximum Quiescent Supply Current	5.5	−	4.0	40	μA	V_{IN} = V_{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.

NOTE: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

AC CHARACTERISTICS

Symbol	Parameter	V_{CC}* (V)	74AC T_A = +25°C C_L = 50 pF			74AC T_A = −40°C to +85°C C_L = 50 pF		Unit	Fig. No.
			Min	Typ	Max	Min	Max		
f_{max}	Maximum Clock Frequency	3.3 5.0	100 140	125 160	− −	95 125	− −	MHz	3–3
t_{PLH}	Propagation Delay $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to Q_n or $\overline{Q}_n$	3.3 5.0	5.0 3.5	8.0 6.0	12.5 9.0	4.0 3.0	13.0 10.0	ns	3–6
t_{PHL}	Propagation Delay $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to Q_n or $\overline{Q}_n$	3.3 5.0	4.0 3.0	10.5 8.0	12.0 9.5	3.5 2.5	13.5 10.5	ns	3–6
t_{PLH}	Propagation Delay C_{Pn} to Q_n or $\overline{Q}_n$	3.3 5.0	4.5 3.5	8.0 6.0	13.5 10.0	4.0 3.0	16.0 10.5	ns	3–6
t_{PHL}	Propagation Delay C_{Pn} to Q_n or $\overline{Q}_n$	3.3 5.0	3.5 2.5	8.0 6.0	14.0 10.0	3.5 2.5	14.5 10.5	ns	3–6

*Voltage Range 3.3 V is 3.3 V ±0.3 V.
  Voltage Range 5.0 V is 5.0 V ±0.5 V.

AC OPERATING REQUIREMENTS

Symbol	Parameter	V_{CC}* (V)	74AC $T_A = +25°C$ $C_L = 50\ pF$		74AC $T_A = -40°C$ to $+85°C$ $C_L = 50\ pF$	Unit	Fig. No.
			Typ	Guaranteed Minimum			
t_s	Set-up Time, HIGH or LOW D_n to CP_n	3.3 5.0	1.5 1.0	4.0 3.0	4.5 3.0	ns	3–9
t_h	Hold Time, HIGH or LOW D_n to CP_n	3.3 5.0	−2.0 −1.5	0.5 0.5	0.5 0.5	ns	3–9
t_w	C_{Pn} or $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ Pulse Width	3.3 5.0	3.0 2.5	5.5 4.5	7.0 5.0	ns	3–6
t_{rec}	Recovery TIme $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to CP	3.3 5.0	−2.5 −2.0	0 0	0 0	ns	3–9

*Voltage Range 3.3 V is 3.3 V ±0.3 V.
  Voltage Range 5.0 V is 5.0 V ±0.5 V.

DC CHARACTERISTICS

Symbol	Parameter	V$_{CC}$ (V)	74ACT T$_A$ = +25°C		74ACT T$_A$ = −40°C to +85°C	Unit	Conditions
			Typ	Guaranteed Limits	Guaranteed Limits		
V$_{IH}$	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V$_{OUT}$ = 0.1 V or V$_{CC}$ − 0.1 V
V$_{IL}$	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V$_{OUT}$ = 0.1 V or V$_{CC}$ − 0.1 V
V$_{OH}$	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I$_{OUT}$ = −50 μA
		4.5 5.5	− −	3.86 4.86	3.76 4.76	V	*V$_{IN}$ = V$_{IL}$ or V$_{IH}$ −24 mA I$_{OH}$ −24 mA
V$_{OL}$	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I$_{OUT}$ = 50 μA
		4.5 5.5	− −	0.36 0.36	0.44 0.44	V	*V$_{IN}$ = V$_{IL}$ or V$_{IH}$ 24 mA I$_{OL}$ 24 mA
I$_{IN}$	Maximum Input Leakage Current	5.5	−	±0.1	±1.0	μA	V$_I$ = V$_{CC}$, GND
ΔI$_{CCT}$	Additional Max. I$_{CC}$/Input	5.5	0.6	−	1.5	mA	V$_I$ = V$_{CC}$ − 2.1 V
I$_{OLD}$	†Minimum Dynamic Output Current	5.5	−	−	75	mA	V$_{OLD}$ = 1.65 V Max
I$_{OHD}$		5.5	−	−	−75	mA	V$_{OHD}$ = 3.85 V Min
I$_{CC}$	Maximum Quiescent Supply Current	5.5	−	4.0	40	μA	V$_{IN}$ = V$_{CC}$ or GND

*All outputs loaded; thresholds on input associated with output under test.
†Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS

Symbol	Parameter	V$_{CC}$* (V)	74ACT T$_A$ = +25°C C$_L$ = 50 pF			74ACT T$_A$ = −40°C to +85°C C$_L$ = 50 pF		Unit	Fig. No.
			Min	Typ	Max	Min	Max		
f$_{max}$	Maximum Clock Frequency	5.0	145	210	−	125	−	MHz	3–3
t$_{PLH}$	Propagation Delay $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to Q$_n$ or $\overline{Q}_n$	5.0	3.0	5.5	9.5	2.5	10.5	ns	3–6
t$_{PHL}$	Propagation Delay $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to Q$_n$ or $\overline{Q}_n$	5.0	3.0	6.0	10.0	3.0	11.5	ns	3–6
t$_{PLH}$	Propagation Delay C$_{Pn}$ to Q$_n$ or $\overline{Q}_n$	5.0	4.0	7.5	11.0	4.0	13.0	ns	3–6
t$_{PHL}$	Propagation Delay C$_{Pn}$ to Q$_n$ or $\overline{Q}_n$	5.0	3.5	6.0	10.0	3.0	11.5	ns	3–6

*Voltage Range 5.0 V is 5.0 V ±0.5 V.

AC OPERATING REQUIREMENTS

Symbol	Parameter	V_{CC}*(V)	74ACT T_A = +25°C C_L = 50 pF	74ACT T_A = −40°C to +85°C C_L = 50 pF	Unit	Fig. No.
			Typ	Guaranteed Minimum		
t_s	Set-up Time, HIGH or LOW D_n to CP_n	5.0	1.0	3.0	3.5	ns	3–9
t_h	Hold Time, HIGH or LOW D_n to CP_n	5.0	−0.5	1.0	1.0	ns	3–9
t_w	C_{Pn} or $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ Pulse Width	5.0	3.0	5.0	6.0	ns	3–6
t_{rec}	Recovery TIme $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to CP	5.0	−2.5	0	0	ns	3–9

*Voltage Range 5.0 V is 5.0 V ±0.5 V.

CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C_{IN}	Input Capacitance	4.5	pF	V_{CC} = 5.0 V
C_{PD}	Power Dissipation Capacitance	35	pF	V_{CC} = 5.0 V

ORDERING INFORMATION

Device	Package	Shipping[†]
MC74AC74DG	SOIC–14 (Pb−Free)	55 Units/Rail
MC74AC74DR2G	SOIC–14 (Pb−Free)	2500/Tape & Reel
MC74AC74DTR2G	TSSOP–14 (Pb−Free)	2500/Tape & Reel
MC74ACT74DG	SOIC–14 (Pb−Free)	55 Units/Rail
MC74ACT74DR2G	SOIC–14 (Pb−Free)	2500/Tape & Reel
MC74ACT74DTR2G	TSSOP–14 (Pb−Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SOIC−14 NB
CASE 751A−03
ISSUE L

DATE 03 FEB 2016

14

1

SCALE 1:1

DETAIL A

DETAIL A

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.35	1.75	0.054	0.068
A1	0.10	0.25	0.004	0.010
A3	0.19	0.25	0.008	0.010
b	0.35	0.49	0.014	0.019
D	8.55	8.75	0.337	0.344
E	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
H	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.019
L	0.40	1.25	0.016	0.049
M	0 °	7 °	0 °	7 °

⊕ 0.25 Ⓜ B Ⓜ

13X b

⊕ 0.25 Ⓜ C A Ⓢ B Ⓢ

A

A1

◁ 0.10

e

Ⓒ SEATING PLANE

h

X 45°

M

A3

L

SOLDERING FOOTPRINT*

6.50

14X
1.18

1

1.27
PITCH

14X
0.58

DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

14

XXXXXXXXXG
AWLYWW

1

XXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week
G = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot " ▪", may or may not be present.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC−14 NB		PAGE 1 OF 2

SOIC−14
CASE 751A−03
ISSUE L

DATE 03 FEB 2016

STYLE 1:
PIN 1. COMMON CATHODE
   2. ANODE/CATHODE
   3. ANODE/CATHODE
   4. NO CONNECTION
   5. ANODE/CATHODE
   6. NO CONNECTION
   7. ANODE/CATHODE
   8. ANODE/CATHODE
   9. ANODE/CATHODE
  10. NO CONNECTION
  11. ANODE/CATHODE
  12. ANODE/CATHODE
  13. NO CONNECTION
  14. COMMON ANODE

STYLE 2:
   CANCELLED

STYLE 3:
PIN 1. NO CONNECTION
   2. ANODE
   3. ANODE
   4. NO CONNECTION
   5. ANODE
   6. NO CONNECTION
   7. ANODE
   8. ANODE
   9. ANODE
  10. NO CONNECTION
  11. ANODE
  12. ANODE
  13. NO CONNECTION
  14. COMMON CATHODE

STYLE 4:
PIN 1. NO CONNECTION
   2. CATHODE
   3. CATHODE
   4. NO CONNECTION
   5. CATHODE
   6. NO CONNECTION
   7. CATHODE
   8. CATHODE
   9. CATHODE
  10. NO CONNECTION
  11. CATHODE
  12. CATHODE
  13. NO CONNECTION
  14. COMMON ANODE

STYLE 5:
PIN 1. COMMON CATHODE
   2. ANODE/CATHODE
   3. ANODE/CATHODE
   4. ANODE/CATHODE
   5. ANODE/CATHODE
   6. NO CONNECTION
   7. COMMON ANODE
   8. COMMON CATHODE
   9. ANODE/CATHODE
  10. ANODE/CATHODE
  11. ANODE/CATHODE
  12. ANODE/CATHODE
  13. NO CONNECTION
  14. COMMON ANODE

STYLE 6:
PIN 1. CATHODE
   2. CATHODE
   3. CATHODE
   4. CATHODE
   5. CATHODE
   6. CATHODE
   7. CATHODE
   8. ANODE
   9. ANODE
  10. ANODE
  11. ANODE
  12. ANODE
  13. ANODE
  14. ANODE

STYLE 7:
PIN 1. ANODE/CATHODE
   2. COMMON ANODE
   3. COMMON CATHODE
   4. ANODE/CATHODE
   5. ANODE/CATHODE
   6. ANODE/CATHODE
   7. ANODE/CATHODE
   8. ANODE/CATHODE
   9. ANODE/CATHODE
  10. ANODE/CATHODE
  11. COMMON CATHODE
  12. COMMON ANODE
  13. ANODE/CATHODE
  14. ANODE/CATHODE

STYLE 8:
PIN 1. COMMON CATHODE
   2. ANODE/CATHODE
   3. ANODE/CATHODE
   4. NO CONNECTION
   5. ANODE/CATHODE
   6. ANODE/CATHODE
   7. COMMON ANODE
   8. COMMON ANODE
   9. ANODE/CATHODE
  10. ANODE/CATHODE
  11. NO CONNECTION
  12. ANODE/CATHODE
  13. ANODE/CATHODE
  14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC−14 NB		PAGE 2 OF 2

TSSOP−14 WB
CASE 948G
ISSUE C

DATE 17 FEB 2016

14

SCALE 2:1

1

14X **K** REF

⊕ | 0.10 (0.004) Ⓜ | T | U Ⓢ | V Ⓢ

△ | 0.15 (0.006) | T | U Ⓢ

2X L/2

L

PIN 1
IDENT.

14

8

1

7

B
−U−

A
−V−

△ | 0.15 (0.006) | T | U Ⓢ

N

0.25 (0.010)

M

N

F

DETAIL E

K
K1

J J1

SECTION N−N

C

△ | 0.10 (0.004)
−T− SEATING
PLANE

D

G

H

DETAIL E

−W−

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE −W−.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200
B	4.30	4.50	0.169	0.177
C	---	1.20	---	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
H	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0 °	8 °	0 °	8 °

**GENERIC
MARKING DIAGRAM***

14

XXXX
XXXX
ALYW▪

1

A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb−Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot " ▪", may or may not be present.

SOLDERING FOOTPRINT

7.06

1

0.65
PITCH

14X
0.36

14X
1.26

DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	**TSSOP−14 WB**		**PAGE 1 OF 1**

PUBLICATION ORDERING INFORMATION

◊

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip-Flops *category:*

Click to view products by ON Semiconductor *manufacturer:*

Other Similar products are found below :

NLV14027BDG NLX1G74MUTCG 703557B 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA NTE4598B 74LVC74APW-Q100J 74LCX16374MTDX 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74LVX74MTCX CD40174BF3A HMC723LC3CTR MM74HCT574MTCX 5962-8681501RA MM74HCT273WM SN74LVC74APW SN74LVC74AD SN74HC273DWR MC74HC11ADG M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74VHCV374FT(BJ) 74VHCV574FT(BJ) SNJ54ALS574BJ SN74LVC74ADR SN74HC574PWR SN74HC374AN SN74AS574DWR SN74ALS175NSR SN74HC175D SN74AC74D 74AHC1G79GV.125 74AHC74D.112 74HC112D.652 74HC574D.652 74HCT173D.652 74HCT374D.652 74AHC574D.118 74AHCT1G79GW.125 74HC273D.652 74HC74D.653 74HC107D.652 74HC574D.653