## MC74VHC244

## Octal Bus Buffer

The MC74VHC244 is an advanced high speed CMOS octal bus buffer fabricated with silicon gate CMOS technology.

The MC74VHC244 is a noninverting 3-state buffer, and has two active-low output enables. This device is designed to be used with 3-state memory address drivers, etc.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7 V , allowing the interface of 5 V systems to 3 V systems.

- High Speed: $\mathrm{t}_{\mathrm{PD}}=3.9 \mathrm{~ns}(\mathrm{Typ})$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
- Low Power Dissipation: $\mathrm{I}_{\mathrm{CC}}=4 \mu \mathrm{~A}(\mathrm{Max})$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- High Noise Immunity: $\mathrm{V}_{\mathrm{NIH}}=\mathrm{V}_{\mathrm{NIL}}=28 \% \mathrm{~V}_{\mathrm{CC}}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2 V to 5.5 V Operating Range
- Low Noise: $\mathrm{V}_{\text {OLP }}=0.9 \mathrm{~V}$ (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: Human Body Model > 2000 V Machine Model > 200 V
- Chip Complexity: 136 FETs
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant


Figure 1. Logic Diagram


## ON Semiconductor ${ }^{\text {TM }}$

http://onsemi.com
MARKING DIAGRAMS


VHC244
A
Device Cod
= Wafer Lot
$Y \quad=$ Year
WW, W = Work Week
G or • = Pb-Free Package
(Note: Microdot may be in either location)

PIN ASSIGNMENT

| OEA | $1 \bullet$ | 20 | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: | :---: |
| A1 | 2 | 19 | ] $\overline{O E B}$ |
| YB4 | 3 | 18 | YA1 |
| A2 | 4 | 17 | B4 |
| YB3 | 5 | 16 | ] YA2 |
| A3 | 6 | 15 | B3 |
| YB2 | 7 | 14 | YA3 |
| A4 | 8 | 13 | B2 |
| YB1 | 9 | 12 | YA4 |
| GND | 10 | 11 | B1 |

## ORDERING INFORMATION

See detailed ordering and shipping information in the Ordering Information Table on page 2 of this data sheet.

FUNCTION TABLE

| INPUTS |  | OUTPUTS |
| :---: | :---: | :---: |
| OEA, OEB | A, B | YA, YB |
| L | L | L |
| L | H | H |
| H | X | Z |

## ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC74VHC244DWR2G | SOIC-20 WB <br> (Pb-Free) | 1000/Tape \& Reel |
| MC74VHC244DTG | TSSOP-20 <br> (Pb-Free) | 75 Units/Rail |
| MC74VHC244DTR2G |  | $2500 /$ Tape \& Reel |
| NLV74VHC244DTR2G* |  | $2500 /$ Tape \& Reel |
|  |  |  |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

MAXIMUM RATINGS (Note 1)

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive DC Supply Voltage | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {IN }}$ | Digital Input Voltage | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {OUT }}$ | DC Output Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IK}}$ | Input Diode Current | -20 | mA |
| IOK | Output Diode Current | $\pm 20$ | mA |
| IOUT | DC Output Current, per Pin | $\pm 25$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | DC Supply Current, $\mathrm{V}_{\text {CC }}$ and GND Pins | $\pm 75$ | mA |
| $P_{D}$ | Power Dissipation in Still Air SOIC | $\begin{aligned} & 500 \\ & 450 \end{aligned}$ | mW |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {ESD }}$ | ESD Withstand Voltage Human Body Model (Note 2) <br> Machine Model (Note 3)  <br> Charged Device Model (Note 4)  | $\begin{gathered} >2000 \\ >200 \\ >2000 \end{gathered}$ | V |
| ILATCHUP | Latchup Performance $\quad$ Above $\mathrm{V}_{\mathrm{CC}}$ and Below GND at $125^{\circ} \mathrm{C}$ (Note 5) | $\pm 300$ | mA |
| $\theta_{\text {JA }}$ | Thermal Resistance, Junction-to-Ambient $\begin{array}{r}\text { SOIC } \\ \text { TSSOP }\end{array}$ | $\begin{gathered} 96 \\ 128 \end{gathered}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{GND} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{CC}}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{CC}}$ ). Unused outputs must be left open.
2. Tested to EIA/JESD22-A114-A
3. Tested to EIA/JESD22-A115-A
4. Tested to JESD22-C101-A
5. Tested to EIA/JESD78

RECOMMENDED OPERATING CONDITIONS

| Symbol | Characteristics | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage | 2.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | DC Input Voltage | 0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{OUT}}$ | DC Output Voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range, all Package Types | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise or Fall Time |  | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 0 |
|  |  | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ |  | 100 |
| 20 | $\mathrm{~ns} / \mathrm{V}$ |  |  |  |

DEVICE JUNCTION TEMPERATURE VERSUS
TIME TO 0.1\% BOND FAILURES

| Junction <br> Temperature ${ }^{\circ} \mathbf{C}$ | Time, Hours | Time, Years |
| :---: | :---: | :---: |
| 80 | $1,032,200$ | 117.8 |
| 90 | 419,300 | 47.9 |
| 100 | 178,700 | 20.4 |
| 110 | 79,600 | 9.4 |
| 120 | 37,000 | 4.2 |
| 130 | 17,800 | 2.0 |
| 140 | 8,900 | 1.0 |



Figure 2. Failure Rate vs. Time Junction Temperature

DC CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Condition | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Input Voltage |  | $\begin{gathered} 2.0 \\ 3.0 \text { to } \\ 5.5 \end{gathered}$ | $\begin{gathered} 1.5 \\ \mathrm{~V}_{\mathrm{CCX}} \\ 0.7 \end{gathered}$ |  |  | $\begin{gathered} 1.5 \\ \mathrm{~V}_{\mathrm{CCx}} \\ 0.7 \end{gathered}$ | $\begin{gathered} 1.5 \\ \mathrm{~V}_{\mathrm{Ccx}} \\ 0.7 \end{gathered}$ | $\begin{gathered} 1.5 \\ \mathrm{~V}_{\mathrm{CCX}} \\ 0.7 \end{gathered}$ |  | V |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low-Level Input Voltage |  | $\begin{gathered} \hline 2.0 \\ 3.0 \text { to } \\ 5.5 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \hline 0.5 \\ \mathrm{v}_{\mathrm{CCX}} \\ 0.3 \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline 0.5 \\ \mathrm{v}_{\mathrm{ccx}} \\ 0.3 \\ \hline \end{gathered}$ |  | $\begin{gathered} \hline 0.5 \\ \mathrm{~V}_{\mathrm{CCX}} \\ 0.3 \\ \hline \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Maximum High-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 2.9 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \end{aligned}$ |  | $\begin{aligned} & 1.9 \\ & 2.9 \\ & 4.4 \end{aligned}$ |  | 1.9 2.9 4.4 |  | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 2.58 \\ & 3.94 \end{aligned}$ |  |  | $\begin{gathered} 2.48 \\ 3.8 \end{gathered}$ |  | $\begin{aligned} & 2.34 \\ & 3.66 \end{aligned}$ |  |  |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{l}_{\mathrm{OL}}=50 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \end{aligned}$ |  | $\begin{aligned} & 0.0 \\ & 0.0 \\ & 0.0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ |  | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{IO}_{\mathrm{OH}}=4 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{OH}}=8 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & \hline \end{aligned}$ |  |  | $\begin{array}{r} 0.36 \\ 0.36 \\ \hline \end{array}$ |  | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ |  | $\begin{aligned} & 0.52 \\ & 0.52 \\ & \hline \end{aligned}$ |  |
| $\mathrm{I}_{\mathrm{N}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ or GND | $\begin{gathered} 0 \text { to } \\ 5.5 \end{gathered}$ |  |  | $\pm 0.1$ |  | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Ioz | Maximum 3-State Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ | 5.5 |  |  | $\pm 0.25$ |  | $\pm 2.5$ |  | $\pm 2.5$ | $\mu \mathrm{A}$ |
| Icc | Maximum Quiescent <br> Supply Current <br> (per package) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 |  |  | 4.0 |  | 40.0 |  | 40.0 | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS (Input $t_{r}=t_{f}=3.0 \mathrm{~ns}$ )

| Symbol | Parameter | Test Conditions | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |  | $\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \\ \leq 125^{\circ} \mathrm{C} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}}, \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Maximum Propagation Delay, A to YA or B to YB | $\begin{array}{\|ll} \mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{array}$ |  | $\begin{aligned} & \hline 5.8 \\ & 8.3 \end{aligned}$ | $\begin{gathered} \hline 8.4 \\ 11.9 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 10.0 \\ & 13.5 \end{aligned}$ | $\begin{aligned} & \hline 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 11.0 \\ & 14.5 \end{aligned}$ | ns |
|  |  | $\begin{array}{ll}\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\end{array}$ |  | $\begin{aligned} & 3.9 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 7.5 \\ & 9.5 \end{aligned}$ |  |
| $\begin{aligned} & \text { tpZL, } \\ & \mathrm{t}_{\text {PZH }} \end{aligned}$ | Output Enable Time OEA to YA or OEB to YB | $\begin{array}{\|ll} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{array}$ |  | $\begin{aligned} & \hline 6.6 \\ & 9.1 \end{aligned}$ | $\begin{aligned} & \hline 10.6 \\ & 14.1 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 12.5 \\ & 16.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 13.5 \\ & 17.0 \end{aligned}$ | ns |
|  |  | $\begin{array}{\|ll} \hline \mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{array}$ |  | $\begin{aligned} & 4.7 \\ & 6.2 \end{aligned}$ | $\begin{aligned} & 7.3 \\ & 9.3 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} \hline 8.5 \\ 10.5 \end{gathered}$ | $\begin{aligned} & \hline 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 9.5 \\ 11.5 \end{gathered}$ |  |
| $\begin{aligned} & \text { tpLZ, } \\ & \mathrm{t}_{\text {PHZ }} \end{aligned}$ | Output Disable Time OEA to YA or OEB to YB | $\begin{array}{\|ll} \mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega & \end{array}$ |  | 10.3 | 14.0 | 1.0 | 16.0 | 1.0 | 17.0 | ns |
|  |  | $\begin{array}{ll} \hline \mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega & \\ \hline \end{array}$ |  | 6.7 | 9.2 | 1.0 | 10.5 | 1.0 | 11.5 |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{OSLH}}, \\ & \mathrm{t}_{\mathrm{OSHL}} \end{aligned}$ | Output to Output Skew | $\begin{array}{\|ll} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \text { (Note 6) } & \\ \hline \end{array}$ |  |  | 1.5 |  | 1.5 |  | 1.5 | ns |
|  |  | $\begin{array}{\|ll} \mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \text { (Note 6) } & \end{array}$ |  |  | 1.0 |  | 1.0 |  | 1.5 |  |
| $\mathrm{C}_{\text {in }}$ | Maximum Input Capacitance |  |  | 4 | 10 |  | 10 |  | 10 | pF |
| $\mathrm{C}_{\text {out }}$ | Maximum Three-State Output Capacitance (Output in High-Impedance State) |  |  | 6 |  |  |  |  |  | pF |


|  |  | Typical @ 25 ${ }^{\circ} \mathbf{C}, \mathbf{V}_{\mathbf{C C}}=\mathbf{5 . 0 V}$ |  |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance (Note 7) | 19 | pF |

6. Parameter guaranteed by design. $\mathrm{t}_{\mathrm{OLLH}}=\left|\mathrm{t}_{\text {PLHm }}-\mathrm{t}_{\text {PLHn }}\right|, \mathrm{t}_{\mathrm{OSHL}}=\left|\mathrm{t}_{\text {PHLm }}-\mathrm{t}_{\text {PHLL }}\right|$.
7. $C_{P D}$ is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $\mathrm{I}_{\mathrm{CC}(\mathrm{OPR})}=\mathrm{C}_{\mathrm{PD}} \bullet \mathrm{V}_{\mathrm{CC}} \bullet \mathrm{f}_{\mathrm{in}}+\mathrm{I}_{\mathrm{CC}} / 8$ (per bit). $\mathrm{C}_{\mathrm{PD}}$ is used to determine the no-load dynamic power consumption; $\mathrm{P}_{\mathrm{D}}=\mathrm{C}_{\mathrm{PD}} \bullet \mathrm{V}_{\mathrm{CC}}{ }^{2} \bullet \mathrm{f}_{\text {in }}+\mathrm{I}_{\mathrm{CC}} \bullet \mathrm{V}_{\mathrm{CC}}$.

NOISE CHARACTERISTICS (Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3.0 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Symbol | Parameter | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max |  |
| $V_{\text {OLP }}$ | Quiet Output Maximum Dynamic $\mathrm{V}_{\text {OL }}$ | 0.6 | 0.9 | V |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Minimum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | -0.6 | -0.9 | V |
| $\mathrm{V}_{\text {IHD }}$ | Minimum High Level Dynamic Input Voltage |  | 3.5 | V |
| $\mathrm{V}_{\text {ILD }}$ | Maximum Low Level Dynamic Input Voltage |  | 1.5 | V |

## SWITCHING WAVEFORMS



Figure 3. Switching Waveform

## TEST CIRCUITS



Figure 5. Test Circuit
Figure 6. Test Circuit


Figure 7. Input Equivalent Circuit


SCALE 1：1


| Q | 0.25 （M） | T | A（S） | B（S） |
| :--- | :--- | :--- | :--- | :--- |



RECOMMENDED SOLDERING FOOTPRINT＊

＊For additional information on our Pb －Free strategy and soldering details，please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual，SOLDERRM／D．


NOTES：
1．DIMENSIONS ARE IN MILLIMETERS．
2．INTERPRET DIMENSIONS AND TOLERANCES
PER ASME Y14．5M， 1994
3．DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION
4．MAXIMUM MOLD PROTRUSION 0.15 PER SIDE
5．DIMENSION B DOES NOT INCLUDE DAMBAR
PROTRUSION．ALLOWABLE PROTRUSION
PROTRUSION．ALLOWABLE PROTRUSIO
SHALL BE 0.13 TOTAL IN EXCESS OF B
SHALL BE 0．13 TOTAL IN EXCESS OF B
DIMENSION AT MAXIMUM MATERIAL
DIMENSION AT MAXIMUM MATERIAL
CONDITION．

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| b | 0.35 | 0.49 |
| c | 0.23 | 0.32 |
| D | 12.65 | 12.95 |
| E | 7.40 | 7.60 |
| e | 1.27 BSC |  |
| H | 10.05 | 10.55 |
| h | 0.25 | 0.75 |
| L | 0.50 | 0.90 |
| 0 | $0^{\circ}$ | $7^{\circ}$ |

## GENERIC <br> MARKING DIAGRAM＊ <br> 20日月日日月日日月日 <br> 

XXXXX＝Specific Device Code
A＝Assembly Location
WL＝Wafer Lot
YY＝Year
WW＝Work Week
$\mathrm{G} \quad=\mathrm{Pb}-$ Free Package
＊This information is generic．Please refer to device data sheet for actual part marking． $\mathrm{Pb}-$ Free indicator，＂ G ＂or microdot＂$\stackrel{ }{ }$＂， may or may not be present．

| DOCUMENT NUMBER： | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Repository． <br> Printed versions are uncontroled except when stamped＂CONTROLLED COPY＂in red． |
| ---: | :--- | :--- | :--- |
| DESCRIPTION： | SOIC－20 WB | PAGE 1 OF 1 |

[^0]TSSOP-20 WB
CASE 948E
ISSUE D
DATE 17 FEB 2016

SCALE 2:1


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: MILLIMETER
2. DIMENSION A DOES NOT INCLUDE MOLD

FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 (0.010) PER SIDE
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 6.40 | 6.60 | 0.252 | 0.260 |
| B | 4.30 | 4.50 | 0.169 | 0.177 |
| C | --- | 1.20 | --- | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC |  | 0.026 BSC |  |
| H | 0.27 | 0.3 | 0.011 | 0.015 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 BSC |  | 0.252 BSC |  |
| M | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

GENERIC MARKING DIAGRAM*




A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- = Pb-Free Package
(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, "G" or microdot " $\quad$ ", may or may not be present.

| DOCUMENT NUMBER: | 98ASH70169A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP-20 WB | PAGE 1 OF 1 |

[^1]onsemi, OnSemi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1800-282-9855 Toll Free USA/Canada
Phone: 011421337902910

Europe, Middle East and Africa Technical Support:
Phone: 00421337902910
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Buffers \& Line Drivers category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
LXV200-024SW 74AUP2G34FW3-7 HEF4043BP PI74FCT3244L MC74HCT365ADTR2G Le87401NQC Le87402MQC 028192B 042140C 051117G 070519XB NL17SZ07P5T5G NLU1GT126AMUTCG 74AUP1G17FW5-7 74LVC2G17FW4-7 CD4502BE 59628982101PA 5962-9052201PA 74LVC1G125FW4-7 NL17SH17P5T5G NL17SH125P5T5G NLV37WZ07USG RHRXH162244K1 74AUP1G34FW5-7 74AUP1G07FW5-7 74LVC2G126RA3-7 NLX2G17CMUTCG 74LVCE1G125FZ4-7 Le87501NQC 74AUP1G126FW5$\underline{7}$ TC74HC4050AP(F) 74LVCE1G07FZ4-7 NLX3G16DMUTCG NLX2G06AMUTCG NLVVHC1G50DFT2G NLU2G17AMUTCG LE87100NQC LE87290YQC LE87290YQCT LE87511NQC LE87511NQCT LE87557NQC LE87557NQCT LE87614MQC $\underline{\text { LE87614MQCT 74AUP1G125FW5-7 NLU2G16CMUTCG MC74LCX244MN2TWG NLV74VHC125DTR2G NL17SG126DFT2G }}$


[^0]:    ON Semiconductor and（ON）are trademarks of Semiconductor Components Industries，LLC dba ON Semiconductor or its subsidiaries in the United States and／or other countries． ON Semiconductor reserves the right to make changes without further notice to any products herein．ON Semiconductor makes no warranty，representation or guarantee regarding the suitability of its products for any particular purpose，nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit，and specifically disclaims any and all liability，including without limitation special，consequential or incidental damages．ON Semiconductor does not convey any license under its patent rights nor the rights of others．

[^1]:    ON Semiconductor and (UN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

