# **MOSFET** – Power, Single, P-Channel, Enhancement Mode, SOIC-8 -10 Amps, -20 Volts

#### Features

- Ultra Low R<sub>DS(on)</sub>
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature SOIC-8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- SOIC-8 Mounting Information Provided
- Pb-Free Package is Available

#### Applications

• Power Management in Portable and Battery–Powered Products, i.e.: Cellular and Cordless Telephones and PCMCIA Cards

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	-20	Vdc
Gate-to-Source Voltage - Continuous	V <sub>GS</sub>	±12	Vdc
Thermal Resistance – Junction–to–Ambient (Note 1) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $25^{\circ}C$ Continuous Drain Current @ $70^{\circ}C$ Maximum Operating Power Dissipation Maximum Operating Drain Current Pulsed Drain Current (Note 3)	R <sub>0JA</sub> PD ID ID PD ID IDM	50 2.5 -10 -8.0 0.6 -5.5 -50	°C∜ A A A A A A A A A
Thermal Resistance – Junction–to–Ambient (Note 2) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $25^{\circ}C$ Continuous Drain Current @ $70^{\circ}C$ Maximum Operating Power Dissipation Maximum Operating Drain Current Pulsed Drain Current (Note 3)	R <sub>0JA</sub> P <sub>D</sub> I <sub>D</sub> P <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	80 1.6 -8.8 -6.4 0.4 -4.5 -44	₩ A A A A A A A
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to +150	°C
$ \begin{array}{l} \mbox{Single Pulse Drain-to-Source Avalanche Energy - Starting $T_J$ = $25^{\circ}C$ \\ $(V_{DD}$ = -20 Vdc, $V_{GS}$ = -4.5 Vdc, $Peak I_L$ = $5.0 Apk, $L$ = $40 mH, $R_G$ = $25 $\Omega$) \\ \end{array} $	E <sub>AS</sub>	500	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Mounted onto a 2" square FR-4 Board

2. Mounted onto a 2" square FR-4 Board


(1 in sq, Cu 0.06" thick single sided), t = steady state.




## **ON Semiconductor®**

http://onsemi.com

-10 AMPERES -20 VOLTS 14 mΩ @ V<sub>GS</sub> = -4.5 V





**MARKING DIAGRAM &** 

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMS10P02R2	SOIC-8	2500/Tape & Reel
NTMS10P02R2G	SOIC-8 (Pb-Free)	2500/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


<sup>(1</sup> in sq, Cu 0.06" thick single sided), t = 10 seconds.


3. Pulse Test: Pulse Width < 300  $\mu s,$  Duty Cycle < 2%.


#### **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted) (Note 4)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage		V <sub>(BR)DSS</sub>				Vdc
(V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -250 μAdc) Temperature Coefficient (Positive)			-20 -	- -12.1	_	mV/°C
Zero Gate Voltage Drain Current		I <sub>DSS</sub>				μAdc
$(V_{DS} = -20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \text{T}_{J}$		200	-	-	-1.0	•
$(V_{DS} = -20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \text{ T}_{J})$	= 70°C)		-	-	-5.0	
Gate-Body Leakage Current (V <sub>GS</sub> = -12 Vdc, V <sub>DS</sub> = 0 Vdc)		I <sub>GSS</sub>	_	-	-100	nAdc
Gate-Body Leakage Current (V <sub>GS</sub> = +12 Vdc, V <sub>DS</sub> = 0 Vdc)		I <sub>GSS</sub>	-	-	100	nAdc
ON CHARACTERISTICS					1	
Gate Threshold Voltage		V <sub>GS(th)</sub>				Vdc
$(V_{DS} = V_{GS}, I_D = -250 \ \mu \text{Adc})$		0.0(0.)	-0.6	-0.88	-1.20	
Temperature Coefficient (Negative)			-	2.8	_	mV/°C
Static Drain-to-Source On-State F	Resistance	R <sub>DS(on)</sub>		0.010	0.014 0.020	Ω
(V <sub>GS</sub> = -4.5 Vdc, I <sub>D</sub> = -10 Adc) (V <sub>GS</sub> = -2.5 Vdc, I <sub>D</sub> = -8.8 Adc)			_	0.012 0.017		
Forward Transconductance ( $V_{DS} =$	$-10$ Vdc, $l_{\rm D} = -10$ Adc)	9 <sub>FS</sub>	_	30	-	Mhos
		965		00	l	Willoo
Input Capacitance		C <sub>iss</sub>	_	3100	3640	pF
Output Capacitance	$(V_{DS} = -16 \text{ Vdc}, V_{GS} = 0 \text{ Vdc},$	C <sub>oss</sub>	_	1100	1670	
Reverse Transfer Capacitance	f = 1.0 MHz)	C <sub>rss</sub>	_	475	1010	
	Notes 5 & 6)	-155				
Turn-On Delay Time		t <sub>d(on)</sub>	_	25	35	ns
Rise Time	(V <sub>DD</sub> = -10 Vdc, I <sub>D</sub> = -1.0 Adc,	t <sub>r</sub>	_	40	65	
Turn-Off Delay Time	- V <sub>GS</sub> = -4.5 Vdc, R <sub>G</sub> = 6.0 Ω)	t <sub>d(off)</sub>	_	110	190	-
Fall Time		t <sub>f</sub>	_	110	190	
Turn-On Delay Time		t <sub>d(on)</sub>	_	25	_	ns
Rise Time	(V <sub>DD</sub> = -10 Vdc, I <sub>D</sub> = -10 Adc,	t <sub>r</sub>	_	100	_	-
Turn-Off Delay Time	$V_{GS} = -4.5 \text{ Vdc},$	t <sub>d(off)</sub>	_	100	_	
Fall Time	R <sub>G</sub> = 6.0 Ω)	t <sub>f</sub>	_	125	_	
Total Gate Charge		Q <sub>tot</sub>	_	48	70	nC
Gate-Source Charge	(V <sub>DS</sub> = -10 Vdc, V <sub>GS</sub> = -4.5 Vdc,	Q <sub>gs</sub>	_	6.5		-
Gate-Drain Charge	$I_D = -10$ Adc)	Q <sub>gd</sub>	_	17	_	
BODY-DRAIN DIODE RATINGS (No	xto 5)	æga				
Diode Forward On-Voltage	(I <sub>S</sub> = -2.1 Adc, V <sub>GS</sub> = 0 Vdc)	V <sub>SD</sub>	_	-0.72	-1.2	Vdc
Diode i ofward Off-voltage	$(I_{\rm S} = -2.1 \text{ Adc}, V_{\rm GS} = 0 \text{ Vdc})$ $(I_{\rm S} = -2.1 \text{ Adc}, V_{\rm GS} = 0 \text{ Vdc}, T_{\rm J} = 125^{\circ}\text{C})$	VSD	-	-0.60	- 1.2	Vuc
Diada Farmand On Maltana	(I <sub>S</sub> = -10 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = -10 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	V <sub>SD</sub>	-	-0.90 -0.75		Vdc
Diode Forward On-Voltage	(.3,,,,,,			+	100	ns
Reverse Recovery Time		t <sub>rr</sub>	-	65	100	115
	(I <sub>S</sub> = -2.1 Adc, V <sub>GS</sub> = 0 Vdc,	t <sub>rr</sub> t <sub>a</sub>	-	65 25	- 100	-

Handling precautions to protect against electrostatic discharge is mandatory.
Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
Switching characteristics are independent of operating junction temperature.










Figure 7. Capacitance Variation




Figure 9. Resistive Switching Time Variation versus Gate Resistance

t, TIME (ns)

Figure 10. Resistive Switching Time Variation versus Gate Resistance

100

#### DRAIN-TO-SOURCE DIODE CHARACTERISTICS





Figure 12. Maximum Rated Forward Biased Safe Operating Area





# TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2			
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the						

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		
ON Semiconductor and () are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

614233C 648584F IRFD120 JANTX2N5237 FCA20N60\_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D TPCC8103,L1Q(CM MIC4420CM-TR VN1206L SBVS138LT1G 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C BUK954R8-60E NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 DMN2080UCB4-7 TK10A80W,S4X(S SSM6P69NU,LF DMP22D4UFO-7B DMN1006UCA6-7