# Zero Voltage Switch Power Controller

The UAA2016 is designed to drive triacs with the Zero Voltage technique which allows RFI–free power regulation of resistive loads. Operating directly on the AC power line, its main application is the precision regulation of electrical heating systems such as panel heaters or irons.

A built–in digital sawtooth waveform permits proportional temperature regulation action over a  $\pm 1\,^{\circ}\text{C}$  band around the set point. For energy savings there is a programmable temperature reduction function, and for security a sensor failsafe inhibits output pulses when the sensor connection is broken. Preset temperature (i.e. defrost) application is also possible. In applications where high hysteresis is needed, its value can be adjusted up to 5°C around the set point. All these features are implemented with a very low external component count.

#### **Features**

- Zero Voltage Switch for Triacs, up to 2.0 kW (MAC212A8)
- Direct AC Line Operation
- Proportional Regulation of Temperature over a 1°C Band
- Programmable Temperature Reduction
- Preset Temperature (i.e. Defrost)
- Sensor Failsafe
- Adjustable Hysteresis
- Low External Component Count
- Pb-Free Packages are Available




Figure 1. Representative Block Diagram



#### ON Semiconductor®

http://onsemi.com

## ZERO VOLTAGE SWITCH POWER CONTROLLER

DIAGRAMS



PDIP-8 P SUFFIX CASE 626



**MARKING** 



SOIC-8 D SUFFIX CASE 751



c = A or D


A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G, = Pb-Free Package

S, = = FD-Flee Fackage

(Note: Microdot may be in either location)

#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

#### MAXIMUM RATINGS (Voltages referenced to Pin 7)

Rating	Symbol	Value	Unit
Supply Current (I <sub>Pin 5</sub> )	I <sub>CC</sub>	15	mA
Non–Repetitive Supply Current, (Pulse Width = 1.0 μs)	I <sub>CCP</sub>	200	mA
AC Synchronization Current	I <sub>sync</sub>	3.0	mA
Pin Voltages	V <sub>Pin 2</sub> V <sub>Pin 3</sub> V <sub>Pin 4</sub> V <sub>Pin 6</sub>	0; V <sub>ref</sub> 0; V <sub>ref</sub> 0; V <sub>ref</sub> 0; V <sub>EE</sub>	V
V <sub>ref</sub> Current Sink	I <sub>Pin 1</sub>	1.0	mA
Output Current (Pin 6), (Pulse Width < 400 μs)	I <sub>O</sub>	150	mA
Power Dissipation	P <sub>D</sub>	625	mW
Thermal Resistance, Junction-to-Air	$R_{\theta JA}$	100	°C/W
Operating Temperature Range	T <sub>A</sub>	- 20 to + 85	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

#### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25$ °C, $V_{EE} = -7.0$ V, voltages referred to Pin 7, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Supply Current (Pins 6, 8 not connected), (T <sub>A</sub> = -20° to +85°C)	I <sub>CC</sub>	-	0.9	1.5	mA
Stabilized Supply Voltage (Pin 5), (I <sub>CC</sub> = 2.0 mA)	V <sub>EE</sub>	-10	-9.0	-8.0	V
Reference Voltage (Pin 1)	V <sub>ref</sub>	-6.5	-5.5	-4.5	V
Output Pulse Current ( $T_A = -20^{\circ}$ to + 85°C), ( $R_{out} = 60$ W, $V_{EE} = -8.0$ V)	Io	90	100	130	mA
Output Leakage Current (V <sub>out</sub> = 0 V)	I <sub>OL</sub>	-	_	10	μΑ
Output Pulse Width ( $T_A = -20^{\circ}$ to + 85°C) (Note 1), (Mains = 220 Vrms, $R_{sync}$ = 220 k $\Omega$ )	T <sub>P</sub>	50	_	100	μs
Comparator Offset (Note 5)		-10	_	+10	mV
Sensor Input Bias Current		-	_	0.1	μΑ
Sawtooth Period (Note 2)		-	40.96	1	sec
Sawtooth Amplitude (Note 6)	A <sub>S</sub>	50	70	90	mV
Temperature Reduction Voltage (Note 3), (Pin 4 Connected to V <sub>CC</sub> )		280	350	420	mV
Internal Hysteresis Voltage, (Pin 2 Not Connected)	V <sub>IH</sub>	-	10	ı	mV
Additional Hysteresis (Note 4), (Pin 2 Connected to V <sub>CC</sub> )	V <sub>H</sub>	280	350	420	mV
Failsafe Threshold ( $T_A = -20^{\circ} \text{ to } + 85^{\circ}\text{C}$ ) (Note 7)	$V_{FSth}$	180	_	300	mV

- 1. Output pulses are centered with respect to zero crossing point. Pulse width is adjusted by the value of  $R_{\text{sync}}$ . Refer to application curves.
- 2. The actual sawtooth period depends on the AC power line frequency. It is exactly 2048 times the corresponding period. For the 50 Hz case it is 40.96 sec. For the 60 Hz case it is 34.13 sec. This is to comply with the European standard, namely that 2.0 kW loads cannot be connected or removed from the line more than once every 30 sec. The inertia of most heating systems combined with the UAA2016 will comply with the European Standard.
- 3. 350 mV corresponds to 5°C temperature reduction. This is tested at probe using internal test pad. Smaller temperature reduction can be obtained by adding an external resistor between Pin 4 and V<sub>CC</sub>. Refer to application curves.
- 4. 350 mV corresponds to a hysteresis of 5°C. This is tested at probe using internal test pad. Smaller additional hysteresis can be obtained by adding an external resistor between Pin 2 and V<sub>CC</sub>. Refer to application curves.
- 5. Parameter guaranteed but not tested. Worst case 10 mV corresponds to 0.15°C shift on set point.
- 6. Measured at probe by internal test pad. 70 mV corresponds to 1°C. Note that the proportional band is independent of the NTC value.
- At very low temperature the NTC resistor increases quickly. This can cause the sensor input voltage to reach the failsafe threshold, thus inhibiting
  output pulses; refer to application schematics. The corresponding temperature is the limit at which the circuit works in the typical application.
  By setting this threshold at 0.05 V<sub>ref</sub>, the NTC value can increase up to 20 times its nominal value, thus the application works below 20°C.




Figure 1. Application Schematic

#### APPLICATION INFORMATION

(For simplicity, the LED in series with  $R_{out}$  is omitted in the following calculations.)

#### Triac Choice and Rout Determination

Depending on the power in the load, choose the triac that has the lowest peak gate trigger current. This will limit the output current of the UAA2016 and thus its power consumption. Use Figure 4 to determine  $R_{out}$  according to the triac maximum gate current ( $I_{GT}$ ) and the application low temperature limit. For a 2.0 kW load at 220 Vrms, a good triac choice is the ON Semiconductor MAC212A8. Its maximum peak gate trigger current at 25°C is 50 mA.

For an application to work down to  $-20^{\circ}\text{C}$ ,  $R_{out}$  should be  $60\,\Omega$ . It is assumed that:  $I_{GT}(T) = I_{GT}(25^{\circ}\text{C}) \times \exp{(-T/125)}$  with T in °C, which applies to the MAC212A8.

#### Output Pulse Width, R<sub>sync</sub>

The pulse with  $T_P$  is determined by the triac's  $I_{Hold}$ ,  $I_{Latch}$  together with the load value and working conditions (frequency and voltage):

Given the RMS AC voltage and the load power, the load value is:

$$R_1 = V^2 rms/POWER$$

The load current is then:

$$I_{Load} = (Vrms \times \sqrt{2} \times sin(2\pi ft) - V_{TM})/R_{L}$$

where  $V_{TM}$  is the maximum on state voltage of the triac, f is the line frequency.

Set 
$$I_{Load} = I_{Latch}$$
 for  $t = T_P/2$  to calculate  $T_P$ .

Figures 6 and 7 give the value of  $T_P$  which corresponds to the higher of the values of  $I_{Hold}$  and  $I_{Latch}$ , assuming that  $V_{TM} = 1.6$  V. Figure 8 gives the  $R_{sync}$  that produces the corresponding  $T_P$ .

#### R<sub>Supply</sub> and Filter Capacitor

With the output current and the pulse width determined as above, use Figures 9 and 10 to determine  $R_{Supply}$ , assuming that the sinking current at  $V_{ref}$  pin (including NTC bridge current) is less than 0.5 mA. Then use Figure 11 and 12 to determine the filter capacitor ( $C_F$ ) according to the ripple desired on supply voltage. The maximum ripple allowed is 1.0 V.

#### Temperature Reduction Determined by R<sub>1</sub>

(Refer to Figures 13 and 14.)




Figure 2. Comparison Between Proportional Control and ON/OFF Control




Figure 3. Zero Voltage Technique

#### CIRCUIT FUNCTIONAL DESCRIPTION

#### Power Supply (Pin 5 and Pin 7)

The application uses a current source supplied by a single high voltage rectifier in series with a power dropping resistor. An integrated shunt regulator delivers a  $V_{\rm EE}$  voltage of – 8.6 V with respect to Pin 7. The current used by the total regulating system can be shared in four functional blocks: IC supply, sensing bridge, triac gate firing pulses and zener current. The integrated zener, as in any shunt regulator, absorbs the excess supply current. The 50 Hz pulsed supply current is smoothed by the large value capacitor connected between Pins 5 and 7.

#### **Temperature Sensing (Pin 3)**

The actual temperature is sensed by a negative temperature coefficient element connected in a resistor divider fashion. This two element network is connected between the ground terminal Pin 5 and the reference voltage -5.5 V available on Pin 1. The resulting voltage, a function of the measured temperature, is applied to Pin 3 and internally compared to a control voltage whose value depends on several elements: Sawtooth, Temperature Reduction and Hysteresis Adjust. (Refer to Application Information.)

#### **Temperature Reduction**

For energy saving, a remotely programmable temperature reduction is available on Pin 4. The choice of resistor  $R_1$  connected between Pin 4 and  $V_{CC}$  sets the temperature reduction level.

#### Comparator

When the noninverting input (Pin 3) receives a voltage less than the internal reference value, the comparator allows the triggering logic to deliver pulses to the triac gate. To improve the noise immunity, the comparator has an adjustable hysteresis. The external resistor  $R_3$  connected to Pin 2 sets the hysteresis level. Setting Pin 2 open makes a 10 mV hysteresis level, corresponding to 0.15°C. Maximum hysteresis is obtained by connecting Pin 2 to  $V_{\rm CC}$ . In that case the level is set at 5°C. This configuration can be useful for low temperature inertia systems.

#### Sawtooth Generator

In order to comply with European norms, the ON/OFF period on the load must exceed 30 seconds. This is achieved by an internal digital sawtooth which performs the proportional regulation without any additional components. The sawtooth signal is added to the reference applied to the comparator inverting input. Figure 2 shows the regulation improvement using the proportional band action. Figure 4 displays a timing diagram of typical system performance using the UAA2016. The internal sawtooth generator runs at a typical 40.96 sec period. The output duty cycle drive waveform is adjusted depending on the time within the 40.96 sec period the drive needs to turn on. This occurs when the voltage on the sawtooth waveform is above the voltage provided at the Sense Input.

#### **Noise Immunity**

The noisy environment requires good immunity. Both the voltage reference and the comparator hysteresis minimize the noise effect on the comparator input. In addition the effective triac triggering is enabled every 1/3 sec.

#### **Failsafe**

Output pulses are inhibited by the "failsafe" circuit if the comparator input voltage exceeds the specified threshold voltage. This would occur if the temperature sensor circuit is open.

#### Sampling Full Wave Logic

Two consecutive zero–crossing trigger pulses are generated at every positive mains half–cycle. This ensures that the number of delivered pulses is even in every case. The pulse length is selectable by R<sub>sync</sub> connected on Pin 8. The pulse is centered on the zero–crossing mains waveform.

#### **Pulse Amplifier**

The pulse amplifier circuit sinks current pulses from Pin 6 to  $V_{EE}$ . The minimum amplitude is 70 mA. The triac is then triggered in quadrants II and III. The effective output current amplitude is given by the external resistor  $R_{out}$ . Eventually, an LED can be inserted in series with the Triac gate (see Figure 1).




Figure 4.




Figure 5. Output Resistor versus Triac Gate Current




Figure 6. Minimum Output Current versus Output Resistor




Figure 7. Output Pulse Width versus Maximum Triac Latch Current




Figure 9. Synchronization Resistor versus Output Pulse Width




Figure 11. Maximum Supply Resistor versus Output Current




Figure 8. Output Pulse Width versus Maximum Triac Latch Current




Figure 10. Maximum Supply Resistor versus Output Current




Figure 12. Minimum Filter Capacitor versus Output Current




Figure 13. Minimum Filter Capacitor versus Output Current




Figure 14. Temperature Reduction versus R<sub>1</sub>




Figure 15. Temperature Reduction versus Temperature Setpoint




Figure 16.  $R_{\text{DEF}}$  versus Preset Temperature




Figure 17. R<sub>S</sub> + R<sub>2</sub> versus Preset Setpoint




Figure 18. Comparator Hysteresis versus R<sub>3</sub>

#### **ORDERING INFORMATION**


Device	Operating Temperature Range	Package	Shipping <sup>†</sup>
UAA2016D		SOIC-8	98 Units / Rail
UAA2016DG		SOIC-8 (Pb-Free)	98 Units / Rail
UAA2016AD		SOIC-8	98 Units / Rail
UAA2016ADG	$T_A = -20^{\circ} \text{ to } +85^{\circ}\text{C}$	SOIC-8 (Pb-Free)	98 Units / Rail
UAA2016P		PDIP-8	1000 Units / Rail
UAA2016PG		PDIP-8 (Pb-Free)	1000 Units / Rail

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




PDIP-8 CASE 626-05 ISSUE P


**DATE 22 APR 2015** 



**TOP VIEW** 



NOTE 5



STYLE 1: PIN 1. AC IN 2. DC + IN 3. DC - IN 4. AC IN 5. GROUND 6. OUTPUT

7. AUXILIARY 8. V<sub>CC</sub>

#### NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: INCHES.
  DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
- AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
  DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
- DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR
- 6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE
- DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
- 8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015		0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060	TYP	1.52 TYP	
С	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005		0.13	
Е	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100 BSC		2.54	BSC
eВ		0.430		10.92
L	0.115	0.150	2.92	3.81
M		10°		10°

#### **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.


DOCUMENT NUMBER:	98ASB42420B	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PDIP-8		PAGE 1 OF 1

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



SOIC-8 NB CASE 751-07 **ISSUE AK** 

**DATE 16 FEB 2011** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

#### **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location = Wafer Lot

= Year = Work Week = Pb-Free Package XXXXXX AYWW AYWW H  $\mathbb{H}$ Discrete **Discrete** (Pb-Free)

XXXXXX = Specific Device Code = Assembly Location Α

= Year ww = Work Week

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

#### SOIC-8 NB CASE 751-07 ISSUE AK

#### DATE 16 FEB 2011

			27112 101 22 2
STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER	STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1	
STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1
STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE	STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	8. DHAIN 1  STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC	STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
6. VEE 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6	STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	a COLLECTOR/ANODE
STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

DOCUMENT NUMBER:	: 98ASB42564B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in		' '
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Management Specialised - PMIC category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

LV5686PVC-XH FAN7710VN NCP391FCALT2G SLG7NT4081VTR SLG7NT4192VTR AP4313UKTR-G1 AS3729B-BWLM

MB39C831QN-G-EFE2 MAX4940MB LV56841PVD-XH MAX77686EWE+T AP4306BUKTR-G1 MIC5164YMM PT8A3252WE

NCP392CSFCCT1G TEA1998TS/1H PT8A3284WE PI3VST01ZEEX PI5USB1458AZAEX PI5USB1468AZAEX MCP16502TAC-E/S8B

MCP16502TAE-E/S8B MCP16502TAA-E/S8B MCP16502TAB-E/S8B TCKE712BNL,RF ISL91211AIKZT7AR5874

ISL91211BIKZT7AR5878 MAX17506EVKITBE# MCP16501TC-E/RMB ISL91212AIIZ-TR5770 ISL91212BIIZ-TR5775 CPX200D AX
3005D-3 TP-1303 TP-1305 TP-1603 TP-2305 TP-30102 TP-4503N MIC5167YML-TR LPTM21-1AFTG237C MPS-3003L-3 MPS-3005D

SPD-3606 STLUX383A TP-60052 ADN8834ACBZ-R7 LM26480SQ-AA/NOPB LM81BIMTX-3/NOPB LM81CIMT-3/NOPB