## Product Specification

## PE42542

## UltraCMOS ${ }^{\circledR}$ SP4T RF Switch 9 kHz-18 GHz

## Product Description

The PE42542 is a HaRPTM technology-enhanced absorptive SP4T RF switch designed for use in Test/ ATE, microwave and other wireless applications. This broadband general purpose switch maintains excellent RF performance and linearity from 9 kHz through 18 GHz . The PE42542 exhibits low insertion loss, high isolation performance and has fast settling time. No blocking capacitors are required if DC voltage is not present on the RF ports.

The PE42542 is manufactured on Peregrine's UltraCMOS ${ }^{\oplus}$ process, a patented variation of silicon-oninsulator (SOI) technology on a sapphire substrate.

Peregrine's HaRP technology enhancements deliver high linearity and excellent harmonics performance. It is an innovative feature of the UltraCMOS process, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram


Figure 2. Package Type
29-lead $4 \times 4$ mm LGA


Table 1. Electrical Specifications @ $25^{\circ} \mathrm{C}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$, unless otherwise noted Normal Mode ${ }^{1}: \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {SS_ExT }}=0 \mathrm{~V}$ or Bypass Mode ${ }^{2}$ : $\mathrm{V}_{\mathrm{DD}}=3.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS} \text { EXT }}=-3.4 \mathrm{~V}$

| Parameter | Path | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating frequency |  |  | 9 k |  | 18 G | Hz |
| Insertion loss | RFC-RFX | $\begin{aligned} & 9 \mathrm{kHz}-10 \mathrm{MHz} \\ & 10-3000 \mathrm{MHz} \\ & 3000-7500 \mathrm{MHz} \\ & 7500-10000 \mathrm{MHz} \\ & 10000-13500 \mathrm{MHz} \\ & 13500-16000 \mathrm{MHz} \\ & 16000-18000 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.70 \\ & 1.10 \\ & 1.50 \\ & 1.75 \\ & 2.10 \\ & 2.50 \\ & 3.10 \end{aligned}$ | $\begin{aligned} & 0.90 \\ & 1.40 \\ & 1.95 \\ & 2.20 \\ & 2.40 \\ & 2.80 \\ & 4.10 \end{aligned}$ | dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| Isolation | RFX-RFX | $\begin{aligned} & 9 \mathrm{kHz}-10 \mathrm{MHz} \\ & 10-3000 \mathrm{MHz} \\ & 3000-7500 \mathrm{MHz} \\ & 7500-10000 \mathrm{MHz} \\ & 10000-13500 \mathrm{MHz} \\ & 13500-16000 \mathrm{MHz} \\ & 16000-18000 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 80 \\ & 53 \\ & 46 \\ & 42 \\ & 35 \\ & 30 \\ & 26 \end{aligned}$ | $\begin{aligned} & 90 \\ & 55 \\ & 48 \\ & 44 \\ & 37 \\ & 31 \\ & 27 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| Isolation | RFC-RFX | $\begin{aligned} & 9 \mathrm{kHz}-10 \mathrm{MHz} \\ & 10-3000 \mathrm{MHz} \\ & 3000-7500 \mathrm{MHz} \\ & 7500-10000 \mathrm{MHz} \\ & 10000-13500 \mathrm{MHz} \\ & 13500-16000 \mathrm{MHz} \\ & 16000-18000 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 80 \\ & 54 \\ & 41 \\ & 36 \\ & 31 \\ & 27 \\ & 24 \end{aligned}$ | $\begin{aligned} & 90 \\ & 55 \\ & 42 \\ & 38 \\ & 33 \\ & 29 \\ & 26 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| Return loss (active and common port) | RFC-RFX | $\begin{aligned} & 9 \mathrm{kHz}-10 \mathrm{MHz} \\ & 10-3000 \mathrm{MHz} \\ & 3000-18000 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 25 \\ & 15 \\ & 13 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Return loss (terminated port) | RFX | 9 kHz -18000 MHz |  | 16 |  | dB |
| Input 0.1 dB compression point ${ }^{3}$ | RFC-RFX |  |  | Fig. 4 |  | dBm |
| Input IP2 | RFC-RFX | 10-18000 MHz |  | 118 |  | dBm |
| Input IP3 | RFC-RFX | 10-18000 MHz |  | 58 |  | dBm |
| Settling time |  | $50 \%$ CTRL to 0.05 dB final value |  | 7 | 10 | $\mu \mathrm{s}$ |
| Switching time |  | $50 \%$ CTRL to $90 \%$ or $10 \%$ of final value |  | 3 | 4.5 | $\mu \mathrm{s}$ |

Notes: 1. Normal mode: connect $\mathrm{V}_{\text {SS_ExT }}(\mathrm{pin} 29)$ to $\mathrm{GND}\left(\mathrm{V}_{\text {SS_ExT }}=0 \mathrm{~V}\right.$ ) to enable internal negative voltage generator
2. Bypass mode: use $\mathrm{V}_{\text {SS_ExT }}$ (pin 29) to bypass and disable internal negative voltage generator.
3. The input 0.1 dB compression point is a linearity figure of merit. Refer to Table 3 for the RF input power $\mathrm{P}_{\mathrm{max}}(50 \Omega)$.

Figure 3. Pin Configuration (Top View)


Table 2. Pin Descriptions

| Pin \# | Pin <br> Name | Description |
| :---: | :---: | :--- |
| $1,3-6,8-11$, <br> $13-16$, <br> $18-21,23$, <br> 25,26 | GND | Ground |
| 2 | RF2 $^{1}$ | RF port 2 |
| 7 | RF4 $^{1}$ | RF port 4 |
| 12 | RFC $^{1}$ | RF common |
| 17 | RF3 $^{1}$ | RF port 3 |
| 22 | RF1 $^{1}$ | RF port 1 |
| 24 | V $_{\text {DD }}$ | Supply voltage (nominal 3.3V) |
| 27 | V2 $^{24}$ | Digital control logic input 2 |
| 28 | V1 $^{29}$ | Digital control logic input 1 |
| 29 | VSs_ExT $^{2}$ | External VSs negative voltage control |
| Pad | GND | Exposed pad: Ground for proper operation |

Notes: 1. RF pins 2, 7, 12, 17, and 22 must be at 0 VDC. The RF pins do not require DC blocking capacitors for proper operation if the 0 VDC requirement is met.
2. Use $\mathrm{V}_{\text {SS_EXT }}$ (pin 29) to bypass and disable internal negative voltage generator. Connect $\mathrm{V}_{\text {SS_EXT }}(\operatorname{pin} 29)$ to $\mathrm{GND}\left(\mathrm{V}_{\text {SS_EXT }}=0 \mathrm{~V}\right.$ ) to enable internal negative voltage generator.

Table 3. Operating Ranges

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Normal mode ${ }^{1}\left(\mathrm{~V}_{\text {SS_EXT }}=0 \mathrm{~V}\right)$ |  |  |  |  |  |
| Supply voltage | $V_{D D}$ | 2.3 |  | 5.5 | V |
| Supply current | $\mathrm{I}_{\mathrm{DD}}$ |  | 120 | 200 | uA |
| Bypass mode ${ }^{2}\left(\mathrm{~V}_{\text {SS_EXT }}=-3.4 \mathrm{~V}\right)$ |  |  |  |  |  |
| Supply voltage ( $\mathrm{V}_{\mathrm{DD}} \geq 3.4 \mathrm{~V}$ for Table 1 full spec. compliance) | $V_{\text {DD }}$ | 2.7 | 3.4 | 5.5 | V |
| Supply current | $I_{\text {DD }}$ |  | 50 | 80 | uA |
| Negative supply voltage | $\mathrm{V}_{\text {SS_EXT }}$ | -3.6 |  | -3.2 | V |
| Negative supply current | Iss | -40 | -16 |  | uA |
| Normal or Bypass mode |  |  |  |  |  |
| Digital input high (V1, V2) | $\mathrm{V}_{\mathrm{IH}}$ | 1.17 |  | 3.6 | V |
| Digital input low (V1, V2) | $\mathrm{V}_{\text {IL }}$ | -0.3 |  | 0.6 | V |
| RF input power, CW $\begin{aligned} & (\mathrm{RFC}-\mathrm{RFX})^{3} \\ & \quad 9 \mathrm{kHz}-2.9 \mathrm{MHz} \\ & \quad \geq 2.9 \mathrm{MHz}-18 \mathrm{GHz} \end{aligned}$ | $\mathrm{P}_{\text {max,Cw }}$ |  |  | Fig. 4 30 | dBm dBm |
| RF input power, pulsed $\begin{aligned} & \text { (RFC-RFX) }^{4} \\ & \quad 9 \mathrm{kHz}-2.9 \mathrm{MHz} \\ & \quad \geq 2.9 \mathrm{MHz}-18 \mathrm{GHz} \end{aligned}$ | $\mathrm{P}_{\text {maX, Pulsed }}$ |  |  | Fig. 4 32 | dBm dBm |
| RF input power into terminated ports, CW $\begin{aligned} & (\mathrm{RFX})^{3} \\ & \quad 9 \mathrm{kHz}-1.4 \mathrm{MHz} \\ & \quad \geq 1.4 \mathrm{MHz}-18 \mathrm{GHz} \end{aligned}$ | $\mathrm{P}_{\text {MAX, TERM }}$ |  |  | $\begin{gathered} \text { Fig. } 4 \\ 20 \end{gathered}$ | dBm dBm |
| Operating temperature range | $\mathrm{T}_{\mathrm{OP}}$ | -40 | +25 | +85 | ${ }^{\circ} \mathrm{C}$ |

Notes: 1. Normal mode: connect $\mathrm{V}_{\text {SS_EXT }}$ (pin 29) to GND $\left(\mathrm{V}_{\text {SS_EXT }}=0 \mathrm{~V}\right)$ to enable internal negative voltage generator
2. Bypass mode: use $\mathrm{V}_{\text {SS_EXT }}$ (pin 29) to bypass and disable internal negative voltage generator
3. $100 \%$ duty cycle, all bands, $50 \Omega$
4. Pulsed, $5 \%$ duty cycle of $4620 \mu$ s period, $50 \Omega$

Table 4. Absolute Maximum Ratings

| Parameter/Condition | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {D }}$ | -0.3 | 5.5 | V |
| Digital input voltage (V1, V2) | $\mathrm{V}_{\text {CTRL }}$ | -0.3 | 3.6 | V |
| $\begin{aligned} & \text { RF input power, CW } \\ & \text { (RFC-RFX) } \\ & \quad 9 \mathrm{kHz}-2.9 \mathrm{MHz} \\ & \quad \geq 2.9 \mathrm{MHz}-18 \mathrm{GHz} \end{aligned}$ | $\mathrm{P}_{\text {max, cw }}$ |  | $\begin{gathered} \text { Fig. } 4 \\ 33 \end{gathered}$ | dBm dBm |
| RF input power, pulsed $\begin{aligned} & (\mathrm{RFC}-\mathrm{RFX})^{2} \\ & \quad 9 \mathrm{kHz}-2.9 \mathrm{MHz} \\ & \quad \geq 2.9 \mathrm{MHz}-18 \mathrm{GHz} \end{aligned}$ | Pmax,pulsed |  | $\begin{gathered} \text { Fig. } 4 \\ 34 \end{gathered}$ | dBm dBm |
| $\begin{array}{\|l\|} \hline \text { RF input power into } \\ \text { terminated ports, CW }(R F X)^{1} \\ 9 \mathrm{kHz}-1.4 \mathrm{MHz} \\ \quad \geq 1.4 \mathrm{MHz}-18 \mathrm{GHz} \end{array}$ | Pmax,term |  | $\begin{gathered} \text { Fig. } 4 \\ 22 \end{gathered}$ | dBm dBm |
| Storage temperature range | $\mathrm{T}_{\text {ST }}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD voltage HBM, ${ }^{3}$ all pins | $\mathrm{V}_{\text {ESD,HBM }}$ |  | 3500 | V |
| ESD voltage $\mathrm{MM}^{4}$, all pins | $\mathrm{V}_{\text {ESD, MM }}$ |  | 150 | V |
| ESD voltage $\mathrm{CDM}^{5}$, all pins | $\mathrm{V}_{\text {ESD,CDM }}$ |  | 500 | V |

Notes: 1. $100 \%$ duty cycle, all bands, $50 \Omega$
2. Pulsed, $5 \%$ duty cycle of $4620 \mu$ s period, $50 \Omega$
3. Human Body Model (MIL_STD 883 Method 3015)
4. Machine Model (JEDEC JESD22-A115)
5. Charged Device Model (JEDEC JESD22-C101)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

## Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified.

## Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

## Switching Frequency

The PE42542 has a maximum 25 kHz switching rate when the internal negative voltage generator is used (pin 29 = GND). Switching frequency describes the time duration between switching events. Switching time is the duration between the point the control signal reaches $50 \%$ of the final value and the point the output signal reaches within $10 \%$ or $90 \%$ of its target value.

## Optional External $\mathbf{V}_{\text {ss }}$ Control ( $\mathbf{V}_{\text {Ss_ExT }}$ )

For proper operation, the $\mathrm{V}_{\text {SS_ExT }}$ control pin must be grounded or tied to the $\mathrm{V}_{S S}$ voltage specified in Table 3. When the $\mathrm{V}_{\text {SS_ExT }}$ control pin is grounded, FETs in the switch are biased with an internal negative voltage generator. For applications that require the lowest possible spur performance, $\mathrm{V}_{\text {SS_ExT }}$ can be applied externally to bypass the internal negative voltage generator.

## Spurious Performance

The typical spurious performance of the PE42542 is -150 dBm when $\mathrm{V}_{\text {SS_ExT }}=0 \mathrm{~V}$ (pin $29=G N D$ ). If further improvement is desired, the internal negative voltage generator can be disabled by setting $\mathrm{V}_{\text {SS_EXT }}=-3.4 \mathrm{~V}$.

Table 5. Truth Table

| State | V1 | V2 |
| :---: | :---: | :---: |
| RF1 on | 0 | 0 |
| RF2 on | 1 | 0 |
| RF3 on | 0 | 1 |
| RF4 on | 1 | 1 |

## Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE42542 in the 29-lead $4 \times 4 \mathrm{~mm}$ LGA package is MSL3.

## Hot Switching

The maximum hot switching capability of the PE42542 is 20 dBm from 1.4 MHz to 18 GHz . The maximum hot switching capability below 1.4 MHz does not exceed the maximum RF CW terminated power, see Figure 4. Hot switching occurs when RF power is applied while switching between RF ports.

Figure 4a. Power De-rating Curve for $9 \mathrm{kHz}-18 \mathrm{GHz} @ 25^{\circ} \mathrm{C}$ Ambient (50』)


Figure 4b. Power De-rating Curve for 9 kHz-18 GHz @ $85^{\circ} \mathrm{C}$ Ambient (50 ()


Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$, unless otherwise noted

Figure 5. Insertion Loss (RFC-RFX)


Figure 6. Insertion Loss vs. Temp (RFC-RFX)


Figure 7. Insertion Loss vs. $\mathrm{V}_{\mathrm{DD}}$ (RFC-RFX)


Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$, unless otherwise noted

Figure 8. RFC Port Return Loss vs. Temp


Figure 10. Active Port Return Loss vs. Temp


Figure 9. RFC Port Return Loss vs. $\mathrm{V}_{\mathrm{DD}}$


Figure 11. Active Port Return Loss vs. $\mathrm{V}_{\mathrm{DD}}$


## Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$, unless otherwise noted

Figure 12. Terminated Port Return Loss vs. Temp


Figure 13. Terminated Port Return Loss vs. $\mathrm{V}_{\mathrm{DD}}$


Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$, unless otherwise noted

Figure 14. Isolation vs. Temp (RFX-RFX)*


Figure 15. Isolation vs. $\mathrm{V}_{\mathrm{DD}}$ (RFX-RFX)*


[^0]
## Typical Performance Data @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$, unless otherwise noted

Figure 16. Isolation vs. Temp (RFC-RFX, RF1 or RF2 Active)*

Figure 18. Isolation vs. Temp (RFC-RFX, RF3 or RF4 Active)*


Figure 17. Isolation vs. $\mathrm{V}_{\mathrm{DD}}$
(RFC-RFX, RF1 or RF2 Active)*


Figure 19. Isolation vs. $\mathrm{V}_{\mathrm{DD}}$ (RFC-RFX, RF3 or RF4 Active)*


## Evaluation Kit

The SP4T switch evaluation board was designed to ease customer evaluation of Peregrine's PE42542. The RF common port is connected through a $50 \Omega$ transmission line via the SMA connector, J1. RF1, RF2, RF3 and RF4 ports are connected through $50 \Omega$ transmission lines via SMA connectors J4, J3, J2 and J5, respectively. A $50 \Omega$ through transmission line is available via SMA connectors J6 and J7, which can be used to de-embed the loss of the PCB. J13 provides DC and digital inputs to the device.

The board is constructed of a four metal layer material with a total thickness of 62 mils. The top RF layer is Rogers 4360 material with a thickness of 32 mils and the $\varepsilon_{r}=6.4$. The middle layers provide ground for the transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 18 mils, trace gaps of 7 mils and metal thickness of 2.1 mils.

For the true performance of the PE42542 to be realized, the PCB should be designed in such a way that RF transmission lines and sensitive DC I/O traces are heavily isolated from one another.

High frequency insertion loss and return loss can be further improved by external series inductive tuning traces in the customer application board layout. For example, to improve 12-18 GHz performance, use $\sim 180 \mathrm{pH}$ for RFX ports and ~50 pH for RFC port.

Vector de-embed is recommended to more accurately calculate the performance of the DUT. Refer to Application Note 39 "Vector Deembedding of the PE42542 and PE42543 SP4T RF Switches"for additional information. The half thru line data file can be downloaded from Peregrine's website to facilitate the vector deembedding.

Figure 20. Evaluation Board Layout


Figure 21. Evaluation Board Schematic


CAUTION: Contains parts and assemblies susceptible to damage by electrostatic discharge (ESD).

Figure 22. Package Drawing
29-lead $4 \times 4 \mathrm{~mm}$ LGA


Figure 23. Top Marking Specification


$$
\begin{aligned}
\bullet & =\text { Pin } 1 \text { designator } \\
\text { YYWW } & =\text { Date code, last two digits of assembly year and work week } \\
\text { ZZZZZ } & =\text { Last five characters of the assembly lot code }
\end{aligned}
$$

Figure 24. Tape and Reel Drawing


NOTES:

1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE $\pm 0.2$
2. CAMBER IN COMPLIANCE WITH EIA 481
3. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSIION OF POCKET, NOT POCKET HOLE

| Ao | 4.35 |
| :---: | :---: |
| Bo | 4.35 |
| Ko | 1.10 |
| Do | $1.50+0.10 /-0.00$ |
| D1 | 1.50 Min |
| E | $1.75+/-0.10$ |
| F | $5.50+/-0.05$ |
| Po | 4.00 |
| P1 | 8.00 |
| P2 | $2.00+/-0.05$ |
| T | $0.30+/-0.05$ |
| Wo | $12.00+/-0.30$ |

Table 6. Ordering Information

| Order Code | Description | Package | Shipping Method |
| :---: | :---: | :---: | :---: |
| PE42542A-X | PE42542 SP4T RF switch | $29-l e a d ~ 4 \times 4 \mathrm{~mm} \mathrm{LGA}$ | $500 \mathrm{units} /$ T\&R |
| EK42542-02 | PE42542 Evaluation kit | Evaluation kit | $1 /$ Box |

## Sales Contact and Information

For sales and contact information please visit www.psemi.com.


#### Abstract

Advance information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form). The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.


No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.
The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Switch ICs category:
Click to view products by pSemi manufacturer:
Other Similar products are found below :
MASW-007921-002SMB BGSA142GN12E6327XTSA1 BGSA142MN12E6327XTSA1 BGSA142M2N12E6327XTSA1 MASW-00410011930W MASW-008853-TR3000 BGS13SN8E6327XTSA1 BGSF18DM20E6327XUMA1 BGSX210MA18E6327XTSA1 BGSX212MA18E6327XTSA1 SKY13446-374LF SW-227-PIN PE42524A-X CG2185X2 CG2415M6 MA4AGSW1A MA4AGSW2 MA4AGSW3 MA4AGSW5 MA4SW210B-1 MA4SW410 MASW-002102-13580G BGS 12PL6 E6327 BGS1414MN20E6327XTSA1 BGS1515MN20E6327XTSA1 BGSA11GN10E6327XTSA1 BGSX28MA18E6327XTSA1 HMC199AMS8 HMC595AETR HMC986A SKY13374-397LF SKY13453-385LF CG2430X1-C2 TGS4304 UPG2162T5N-A CG2415M6-C2 AS222-92LF SW-314-PIN UPG2162T5N-E2-A BGS18GA14E6327XTSA1 MASWSS0204TR-3000 MASWSS0201TR MASWSS0181TR-3000 MASW-007588TR3000 MASW-007075-000100 MASW-004103-13655P MASW-003102-13590G MASWSS0202TR-3000 MASW-008543-TR3000 MA4SW310B-1


[^0]:    Note: * RF1 adjacent to RF3
    RF2 adjacent to RF4
    RF1 and RF3 opposite to RF2 and RF4

