

Product specification

1996 Mar 12

IC15 Data Handbook



PHILIPS

74F377A

#### **FEATURES**

- High impedance inputs for reduced loading (20µA in Low and High states)
- Ideal for addressable register applications
- Enable for address and data synchronization applications
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- See 'F273A for Master Reset version
- See 'F373 for transparent latch version
- See 'F374 for 3–State version

### DESCRIPTION

The 74F377A has 8 edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Enable ( $\overline{E}$ ) input is Low.

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

The  $\overline{E}$  input must be stable one setup time prior to the Low-to-High clock transition for predictable operation.

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (TOTAL)
74F377A	165MHz	29mA


### **ORDERING INFORMATION**

PACKAGES	COMMERCIAL RANGE V <sub>CC</sub> = 5V±10%; T <sub>amb</sub> = 0°C to +70°C	PKG. DWG. #
20-pin plastic DIP	N74F377AN	SOT146-1
20–pin plastic SOL	N74F377AD	SOT163-1


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 – D7	Data inputs	1.0/0.033	20μΑ/20μΑ
CP	Clock pulse input (active rising edge)	1.0/0.033	20μΑ/20μΑ
Ē	Enable input (active–Low)	1.0/0.033	20μΑ/20μΑ
Q0 – Q7	Data outputs	50/33	1.0mA/20mA

### **PIN CONFIGURATION**




### LOGIC SYMBOL



74F377A

### LOGIC SYMBOL (IEEE/IEC)



### **FUNCTION TABLE**

	INPUTS		OUTPUTS	OPERATING MODE
Ē	СР	Dn	Qn	
I	$\uparrow$	h	Н	Load "1"
I	$\uparrow$	Ι	L	Load "0"
h H	↑ X	X X	no change no change	Hold (do nothing)

H = High voltage level
h = High voltage level one set-up time prior to the Low-to-High clock transition

=

Low voltage level Low voltage level one set-up time prior to the Low-to-High = clock transition


X ↑ Don't care =

L

L

Low-to-High clock transition =

### LOGIC DIAGRAM



74F377A

### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	–0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	–0.5 to V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state	40	mA
T <sub>amb</sub>	Operating free air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER		LIMITS		UNIT
		MIN	NOM	MAX	1
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High–level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>lk</sub>	Input clamp current			-18	mA
I <sub>ОН</sub>	High-level output current			-1	mA
I <sub>OL</sub>	Low-level output current			20	mA
T <sub>amb</sub>	Operating free air temperature range	0		+70	°C

### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMET	ER	TEST			LIMITS		UNIT
			CONDITIONS <sup>1</sup>	MIN	TYP <sup>2</sup>	MAX		
		E & CP inputs	$V_{CC} = MIN, V_{IL} = 0.0V^3,$	±10%V <sub>CC</sub>	2.5			V
V <sub>OH</sub>	High-level output voltage		$V_{IH} = 4.5 V^3$ , $I_{OH} = MAX$	±5%V <sub>CC</sub>	2.7	3.4		V
		Other inputs	$V_{CC} = MIN, V_{IL} = MAX,$	±10%V <sub>CC</sub>	2.5			V
			$V_{IH} = MIN, I_{OH} = MAX$	±5%V <sub>CC</sub>	2.7			V
V <sub>OL</sub>	Low-level output voltage		$V_{CC} = MIN, V_{IL} = MAX,$	±10%V <sub>CC</sub>		0.35	0.50	V
			$V_{IH} = MIN, I_{OL} = MAX$	±5%V <sub>CC</sub>		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$			-0.73	-1.2	V
lı	Input current at maximum input	voltage	$V_{CC} = 0.0V, V_{I} = 7.0V$				100	μΑ
Ι <sub>ΙΗ</sub>	High-level input current		$V_{CC} = MAX, V_I = 2.7V$				20	μΑ
١ <sub>١L</sub>	Low-level input current		$V_{CC} = MAX, V_I = 0.5V$				-20	μA
I <sub>OS</sub>	Short circuit output current <sup>4</sup>		V <sub>CC</sub> = MAX		-60		-150	mA
I <sub>CC</sub>	Supply current (total)	Іссн	V <sub>CC</sub> = MAX			27	40	mA
		I <sub>CCL</sub>	$V_{CC} = MAX$			29	43	mA

Notes to DC electrical characteristics

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^{\circ}C$ .

3. To reduce the effect of external noise during test. Special test conditions are not necessary for the '377A.

4. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

74F377A


### **AC CHARACTERISTICS**

					LIMIT	s		
SYMBOL	PARAMETER	WAVEFORM	T	- amb = +25° V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		C <sub>L</sub> =	to +70°C .0V ±10% 50pF 500Ω	UNIT
			MIN	TYP	MAX	MIN	MAX	
f <sub>MAX</sub>	Maximum clock frequency	1	150	165		120		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Qn	1	3.0 4.5	5.0 6.5	8.0 9.0	2.5 4.0	9.0 10.5	ns

## AC SETUP REQUIREMENTS


					LIMIT	S		
SYMBOL	PARAMETER	WAVEFORM	ſ	$F_{amb} = +25^{\circ}$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$		V <sub>CC</sub> = +5 C <sub>1</sub> =	C to +70°C 5.0V ±10% 50pF 500Ω	UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low Dn to CP	2	2.5 2.5			2.5 2.5		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low Dn to CP	2	1.0 0.0			1.0 0.0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low E to CP	2	3.0 4.0			3.0 4.5		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low E to CP	2	0.0 0.0			0.0 0.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	Clock Pulse width High or Low	1	4.0 4.0			5.0 4.0		ns

### **AC WAVEFORMS**



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width and Maximum Clock Frequency


**NOTE:** For all waveforms,  $V_M = 1.5V$ . The shaded areas indicate when the input is permitted to change for predictable output performance.





Waveform 2. Data and Enable **Setup and Hold Times** 

## 74F377A

### **TEST CIRCUIT AND WAVEFORM**







#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	c	р <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT146-1			SC603		<del>-92-11-17-</del> 95-05-24

## Product specification

74F377A

SOT146-1

## 74F377A



74F377A

NOTES

## 74F377A

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 10-98 9397-750-05121

Let's make things better.



PHILIPS

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by Philips manufacturer:

Other Similar products are found below :

LXV200-024SW 74AUP2G34FW3-7 HEF4043BP NL17SG125DFT2G NLV27WZ125USG CD4041UBE CY2CP1504ZXC CY2DP1510AXC 028192B 042140C 051117G 070519XB NL17SG07DFT2G NL17SZ07P5T5G NLU1GT126AMUTCG 74AUP1G17FW5-7 74LVC2G17FW4-7 CY2DP1504ZXI CD4502BE 74LVCE1G126FZ4-7 74LVC1G125FW4-7 NL17SH17P5T5G NLV17SZ07DFT2G NC7WZ17FHX 74HCT126T14-13 74LVC2G34FW4-7 NL17SH125P5T5G 74VHC9126FT(BJ) NLV37WZ07USG RHRXH162244K1 74AUP1G34FW5-7 74AUP1G07FW5-7 74LVC1G126FW4-7 74LVC2G126RA3-7 NLX2G17CMUTCG 74LVCE1G125FZ4-7 Le87501NQC 74AUP1G126FW5-7 TC74HC4050AP(F) 74LVCE1G07FZ4-7 NLX3G16DMUTCG NLX2G06AMUTCG NLVVHC1G50DFT2G NLU2G17AMUTCG LE87100NQC LE87100NQCT LE87285NQC LE87285NQCT LE87290YQC LE87290YQCT