

AS7262

6-Channel Visible *Spectral_ID* Device with Electronic Shutter and Smart Interface

General Description

The AS7262 is a cost-effective multi-spectral sensor-on-chip solution designed to address spectral ID applications. This highly integrated device delivers 6-channel multi-spectral sensing in the visible wavelengths from approximately 430nm to 670nm with full-width half-max (FWHM) of 40nm. An integrated LED driver with programmable current is provided for electronic shutter applications.

The AS7262 integrates Gaussian filters into standard CMOS silicon via nano-optic deposited interference filter technology and is packaged in an LGA package that provides a built in aperture to control the light entering the sensor array.

Control and spectral data access is implemented through either the I²C register set, or with a high level AT Spectral Command set via a serial UART.

Ordering Information and Content Guide appear at end of datasheet.

Key Benefits & Features

The benefits and features of AS7262, 6-Channel Visible *Spectral_ID* Device with Electronic Shutter and Smart Interface are listed below:

Figure 1: Added Value of Using AS7262

Benefits	Features
Compact 6-channel spectrometry solution	 6 visible channels: 450nm, 500nm, 550nm, 570nm, 600nm and 650nm, each with 40nm FWHM
 Simple text-based command interface via UART, or direct register read and write with interrupt on sensor ready option on I²C 	UART or I ² C slave digital Interface
Lifetime-calibrated sensing with minimal drift over time or temperature	Visible filter set realized by silicon interference filters
No additional signal conditioning required	16-bit ADC with digital access
Electronic shutter control/synchronization	Programmable LED drivers
Low voltage operation	• 2.7V to 3.6V with I ² C interface
Small, robust package, with built-in aperture	 20-pin LGA package 4.5mm x 4.7mm x 2.5mm -40°C to 85°C temperature range



Applications


The AS7262 applications include:

- Portable spectrometry
- Horticulture
- Color matching and identification
- Authentication and brand protection
- Precision color tuning/calibration

Block Diagram

The system blocks of this device are shown below.

Figure 2: AS7262 Visible *Spectral_ID* System





Pin Assignments

The device pin assignments are described below.

Figure 3: Pin Diagram of AS7262 (Top View)




Figure 4: Pin Description of AS7262

Pin Number	Pin Name	Description
1	NF	Not Functional. Do not connect.
2	RESN	Reset, Active LOW
3	SCK	SPI Serial Clock
4	MOSI	SPI Master Out Slave In
5	MISO	SPI Master In Slave Out
6	CSN_EE	Chip Select for external serial Flash memory, Active LOW
7	CSN_SD	Chip Select for SD Card Interface, Active LOW
8	I ² C_ENB	Select UART (Low) or I ² C (High) Operation
9	NF	Not Functional. Do not connect.
10	NF	Not Functional. Do not connect.
11	RX/SCL_S	RX (UART) or SCL_S (I ² C Slave) Depending on I ² C_ENB
12	TX/SDA_S	TX (UART) or SDA_S (I ² C Slave) Depending on I ² C_ENB
13	INT	Interrupt, Active LOW
14	VDD2	Voltage Supply

Pin Number	Pin Name	Description
15	LED_DRV	LED Driver Output for Driving LED, Current Sink
16	GND	Ground
17	VDD1	Voltage Supply
18	LED_IND	LED Driver Output for Indicator LED, Current Sink
19	NF	Not Functional. Do not connect.
20	NF	Not Functional. Do not connect.



Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

The device is not designed for high energy UV (ultraviolet) environments, including upward looking outdoor applications, which could affect long term optical performance.

Figure 5:

Absolute Maximum Ratings of AS7262

Symbol	Parameter	Min	Max	Units	Comments				
	E	lectrical Pa	arameters						
V _{DD1_MAX}	Supply Voltage VDD1	-0.3	5	V	Pin VDD1 to GND				
V _{DD2_MAX}	Supply Voltage VDD2	-0.3	5	V	Pin VDD2 to GND				
V _{DD_IO}	Input/Output Pin Voltage	-0.3	VDD+0.3	V	Input/Output Pin to GND				
I _{SCR}	Input Current (latch-up immunity)	± 100		mA	JESD78D				
	Electrostatic Discharge								
ESD _{HBM}	Electrostatic Discharge HBM	± 1	000	V	JS-001-2014				
ESD _{CDM}	Electrostatic Discharge CDM	±	500	V	JSD22-C101F				
	Temperature	Ranges an	d Storage C	onditions					
T _{STRG}	Storage Temperature Range	-40	85	°C					
T _{BODY}	Package Body Temperature		260	°C	IPC/JEDEC J-STD-020 The reflow peak soldering temperature (body temperature) is specified according to IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices."				
RH _{NC}	Relative Humidity (non-condensing)	5	85	%					
MSL	Moisture Sensitivity Level	3			Maximum floor life time of 168 hours				



Electrical Characteristics

All limits are guaranteed with VDD = VDD1 = VDD2 = 3.3V, $T_{AMB} = 25^{\circ}$ C. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

Figure 6:

Electrical Characteristics of AS7262

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
	Genera	l Operating Conditior	is			•			
VDD1 /VDD2	Voltage Operating Supply	UART Interface	2.97	3.3	3.6	V			
VDD1 /VDD2	Voltage Operating Supply	I ² C Interface	2.7	3.3	3.6	V			
T _{AMB}	Operating Temperature		-40	25	85	°C			
I _{VDD}	Operating Current				5	mA			
Internal RC Oscillator									
F _{OSC}	Internal RC Oscillator Frequency		15.7	16	16.3	MHz			
t _{JITTER} ⁽¹⁾	Internal Clock Jitter	@25°C			1.2	ns			
	Те	mperature Sensor	1	L	1				
D _{TEMP}	Absolute Accuracy of the Internal Temperature Measurement		-8.5		8.5	°C			
		Indicator LED	I		1				
I _{IND}	LED Current		1	4	8	mA			
I _{ACC}	Accuracy of Current		-30		30	%			
V _{LED}	Voltage Range of Connected LED	Vds of current sink	0.3		VDD	V			
	I	LED_DRV	I	I	I				
I _{LED1}	LED Current	12.5, 25, 50 or 100	12.5		100	mA			
I _{ACC}	Accuracy of Current		-10		10	%			
V _{LED}	Voltage Range of Connected LED	Vds of current sink	0.3		VDD	V			

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit				
	Digital Inputs and Outputs									
I _{IH} , I _{IL}	Logic Input Current	Vin=0V or VDD	-1		1	μΑ				
I _{IL RESN}	Logic Input Current (RESN pin)	Vin=0V	-1		-0.2	mA				
V _{IH}	CMOS Logic High Input		0.7* VDD		VDD	V				
V _{IL}	CMOS Logic Low Input		0		0.3* VDD	V				
V _{OH}	CMOS Logic High Output	l=1mA			VDD-0.4	V				
V _{OL}	CMOS Logic Low Output	l=1mA			0.4	V				
t _{RISE} (1)	Current Rise Time	C(Pad)=30pF			5	ns				
t _{FALL} ⁽¹⁾	Current Fall Time	C(Pad)=30pF			5	ns				

Note(s):

1. Guaranteed, not tested in production



Timing Characteristics

Figure 7:

AS7262 I²C Slave Timing Characteristics

Symbol	Parameter Conditions		Min	Тур	Max	Unit				
	l ² C Interface									
f _{SCLK}	SCL Clock Frequency		0		400	kHz				
t _{BUF}	Bus Free Time Between a STOP and START		1.3			μs				
t _{HS:STA}	Hold Time (Repeated) START		0.6			μs				
t _{LOW}	LOW Period of SCL Clock		1.3			μs				
t _{HIGH}	HIGH Period of SCL Clock		0.6			μs				
t _{SU:STA}	Setup Time for a Repeated START		0.6			μs				
t _{HS:DAT}	Data Hold Time		0		0.9	μs				
t _{SU:DAT}	Data Setup Time		100			ns				
t _R	Rise Time of Both SDA and SCL		20		300	ns				
t _F	Fall Time of Both SDA and SCL		20		300	ns				
t _{SU:STO}	Setup Time for STOP Condition		0.6			μs				
C _B	Capacitive Load for Each Bus Line	CB — total capacitance of one bus line in pF			400	pF				
C _{I/O}	I/O Capacitance (SDA, SCL)				10	pF				

Figure 8:

I²C Slave Timing Diagram






Figure 9: AS7262 SPI Timing Characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit			
	SPI Interface								
f _{SCK}	Clock Frequency		0		16	MHz			
t _{SCK_H}	Clock High Time		40			ns			
t _{SCK_L}	Clock Low Time		40			ns			
t _{SCK_RISE}	SCK Rise Time		5			ns			
t _{SCK_FALL}	SCK Fall Time		5			ns			
t _{CSN_S}	CSN Setup Time	Time between CSN high-low transition to first SCK high transition	50			ns			
t _{CSN_H}	CSN Hold Time	Time between last SCK falling edge and CSN low-high transition	100			ns			
t _{CSN_DIS}	CSN Disable Time		100			ns			
t _{DO_S}	Data-Out Setup Time		5			ns			
t _{DO_H}	Data-Out Hold Time		5			ns			
t _{DI_V}	Data-In Valid		10			ns			

Figure 10: SPI Master Write Timing Diagram







Figure 11: SPI Master Read Timing Diagram



Optical Characteristics

Figure 12: Optical Characteristics of AS7262 (Pass Band) ⁽¹⁾

Symbol	Parameter	Test Conditions	Channel (nm)	Min	Тур	Max	Unit
V	Channel V	5700K White LED ^{(2), (4)}	450		45 ^{(3), (4)}		counts/ (µW/cm ²)
В	Channel B	5700K White LED ^{(2), (4)}	500		45 ^{(3), (4)}		counts/ (µW/cm ²)
G	Channel G	5700K White LED ^{(2), (4)}	550		45 ^{(3), (4)}		counts/ (µW/cm ²)
Y	Channel Y	5700K White LED ^{(2), (4)}	570		45 ^{(3), (4)}		counts/ (µW/cm ²)
0	Channel O	5700K White LED ^{(2), (4)}	600		45 ^{(3), (4)}		counts/ (µW/cm ²)
R	Channel R	Incandescent ^{(2), (4)}	650		45 ^{(3), (4)}		counts/ (µW/cm ²)
FWHM	Full Width Half Max		40		40		nm
Wacc	Wavelength Accuracy				±5		nm
dark	Dark Channel Counts	GAIN=64, T _{AMB} =25°C				5	counts
PFOV	Package Field of View				±20.0		deg

Note(s):

1. Calibration and measurements are made using diffused light

2. Each channel is tested with GAIN = 16x, Integration Time (INT_T) = 166ms and VDD = VDD1 = VDD2 = 3.3V, T_{AMB}= $25^{\circ}C$


3. The accuracy of the channel counts/ $\mu W/cm^2$ is $\pm 12\%$

4. The light source is either a 5700K white LED with an irradiance of ~600µW/cm², or an incandescent light with an irradiance of ~1500 µW/cm² (300-1000nm). The energy at each channel (V, B, G, Y, O, R) is calculated with a ±40nm bandwidth around the center wavelengths (450nm, 500nm, 550nm, 570nm, 600nm, 650nm).



Typical Optical Characteristics


Figure 13: Spectral Responsivity





Detailed Description

Figure 14: AS7262 Functional Block Diagram



6-Channel Visible Spectral_ID Detector

The AS7262 6-channel *Spectral_ID* is a next-generation digital spectral sensor device. Each channel has a Gaussian filter characteristic with a full width half maximum (FWHM) bandwidth of 40nm.

The sensor contains analog-to-digital converters (16-bit resolution ADC), which integrate the current from each channel's photodiode. Upon completion of the conversion cycle, the integrated result is transferred to the corresponding data registers. The transfers are double-buffered to ensure that the integrity of the data is maintained.

Interference filters enable high temperature stability and minimal lifetime drift. Filter accuracy will be affected by the angle of incidence which itself is limited by integrated aperture and internal micro-lens structure. The aperture-limited field of view is $\pm 20.0^{\circ}$ to deliver specified accuracy.

Data Conversion Description

AS7262 spectral conversion is implemented via two photodiode banks per device. Bank 1 consists of data from the V, G, B, Y photodiodes. Bank 2 consists of data from the G, Y, O, R photodiodes. Spectral conversion requires the integration time (IT in ms) set to complete. If both photodiode banks are

required to complete the conversion, the 2nd bank requires an additional IT ms. Minimum IT for a single bank conversion is 2.8 ms. If data is required from all 6 photodiodes then the device must perform 2 full conversions (2 x Integration Time).

The spectral conversion process is controlled with BANK Mode settings as follows:

BANK Mode 0: Data will be available in registers V, B, G & Y (O and R registers will be zero) with conversions occurring continuously.

BANK Mode 1: Data will be available in registers G, Y, O & R (V and B registers will be zero) with conversions occurring continuously.

BANK Mode 2: Data will be available in registers V, B, G, Y, O & R with conversions occurring continuously.

When the bank setting is Mode 0, Mode 1, or Mode 2, the spectral data conversion process operates continuously, with new data available after each IT ms period. In the continuous modes, care should be taken to assure prompt interrupt servicing so that integration values from both banks are all derived from the same spectral conversion cycle.

BANK Mode 3: Data will be available in registers V, B, G, Y, O & R in One-Shot mode

When the bank setting is set to Mode 3 the device initiates One-Shot operation. The DATA_RDY bit is set to 1 once data is available, indicating spectral conversion is complete. One-Shot mode is intended for use when it is critical to ensure spectral conversion results are obtained contemporaneously. An example use for one-shot mode is when a digitally controlled illumination source is briefly turned on for the purpose of taking a set of filter readings.



Figure 15: Photo Diode Array





Figure 16: Bank Mode and Data Conversion





RC Oscillator

The timing generation circuit consists of an on-chip 16MHz, temperature compensated oscillator, which provides the master clock for the AS7262.


Temperature Sensor

The temperature sensor is constantly measuring the on-chip temperature and enables temperature compensation procedures.

Reset

Pulling down the RESN pin for longer than 100ms resets the AS7262.

Figure 17: Reset Circuit



Indicator LED

The LED, connected to pin LED_IND, can be used to indicate programming progress of the device.

While programming the AS7262 via the external SD card the indicator LED starts flashing (500ms pulses). When programming is completed the indicator LED is switched off. The LED (LED0) can be turned ON/OFF via AT commands or via I²C register control. The LED sink current is programmable from 1mA, 2mA, 4mA and 8mA.



Electronic Shutter with LED_DRV Driver Control

There are two LED driver outputs that can be used to control up to 2 LEDs. This will allow different wavelength light sources to be used in the same system. The LED output sink currents are programmable and can drive external LED sources: LED_IND from 1mA, 2mA, 4mA and 8mA and LED_DRV from 12.5mA, 25mA, 50mA and 100mA. The sources can be turned off and on via I²C registers control or AT commands and provides the device with an electronic shutter.

Interrupt Operation

If BANK is set to Mode 0 or Mode 1 then the data is ready after the 1st integration time. If BANK is set to Mode 2 or Mode 3 then the data is ready after two integration times. If the interrupt is enabled (INT = 1) then when the data is ready, the INT line is pulled low and DATA_RDY is set to 1. The INT line is released (returns high) when the control register is read. DATA_RDY is cleared to 0 when any of the sensor registers V, B, G, Y, O & R are read. For multi-byte sensor data (2 or 4 bytes), after the 1st byte is read the remaining get shadow buffer protected in case an integration cycle completes just after the 1st byte is read.

In continuous spectral conversion mode (BANK setting of Mode 0, 1, or 2), the sensors continue to gather information at the rate of the integration time, hence if the sensor registers are not read when the interrupt line goes low, it will stay low and the next cycle's sensor data will be available in the registers at the end of the next integration cycle.

When the control register BANK bits are written with a value of Mode 3, One-Shot Spectral Conversion mode is entered. When a single set of contemporaneous sensor readings is desired, writing BANK Mode 3 to the control register immediately triggers exactly two spectral data conversion cycles. At the end of these two conversion cycles, the DATA_RDY bit is set as for the other BANK modes. To perform a new One-Shot sequence, the control register BANK bits should be written with a value of Mode 3 again. This process may continue until the user writes a different value into the BANK bits.

I²C Slave Interface

If selected by the I²C_ENB pin setting, interface and control can be accomplished through an I²C compatible slave interface to a set of registers that provide access to device control functions and output data. These registers on the AS7262 are, in reality, implemented as *virtual* registers in software. The actual I²C slave hardware registers number only three and are described in the table below. The steps necessary to access the virtual registers defined in the following are explained in pseudocode for external I²C master writes and reads below.

I²C Feature List

- Fast mode (400kHz) and standard mode (100kHz) support.
- 7+1-bit addressing mode.
- Write format: Byte.
- Read format: Byte.
- SDA input delay and SCL spike filtering by integrated RC-components.

Figure 18: I²C Slave Device Address and Physical Registers

Entity	Description	Note
Device Slave Address	8-bit Slave Address	Byte = 1001001x (device address = 49 hex) x= 1 for Master Read (byte = 93 hex) x= 0 for Master Write (byte = 92 hex)
STATUS Register	l ² C slave interface STATUS register Read-only	Register Address = 0x00 Bit 1: TX_VALID $0 \rightarrow$ New data may be written to WRITE register $1 \rightarrow$ WRITE register occupied. Do NOT write. Bit 0: RX_VALID $0 \rightarrow$ No data is ready to be read in READ register. $1 \rightarrow$ Data byte available in READ register.
WRITE Register	l ² C slave interface WRITE register Write-only	Register Address = 0x01 8-Bits of data written by the I ² C Master intended for receipt by the I ² C slave. Used for both <i>virtual</i> register addresses and write data.
READ Register	l ² C slave interface READ register Read-only	Register Address = 0x02 8-Bits of data to be read by the I ² C Master.

I²C Virtual Register Write Access

I²C Virtual Register Byte Write shows the pseudocode necessary to write virtual registers on the AS7262. Note that, because the actual registers of interest are realized as virtual registers, a means of indicating whether there is a pending read or write operation of a given virtual register is needed. To convey this information, the most significant bit of the virtual register address is used as a marker. If it is 1, then a write is pending, otherwise the slave is expecting a virtual read operation. The pseudocode illustrates the proper technique for polling of the I²C slave status register to ensure the slave is ready for each transaction.



I²C Virtual Register Byte Write

Pseudocode

Poll I²C slave STATUS register;

If TX_VALID bit is 0, a write can be performed on the interface;

Send a virtual register address and set the MSB of the register address to 1 to indicate the pending write; Poll I²C slave STATUS register;

If TX_VALID bit is 0, the virtual register address for the write has been received and the data may now be written; Write the data.

Sample Code:

#define I2C_AS72XX_SLAVE_STATUS_REG	0x00
#define I2C_AS72XX_SLAVE_WRITE_REG	0x01
#define I2C_AS72XX_SLAVE_READ_REG	0x02
#define I2C_AS72XX_SLAVE_TX_VALID	0x02
#define I2C_AS72XX_SLAVE_RX_VALID	0x01

void i2cm_AS72xx_write(uint8_t virtualReg, uint8_t d)

{

```
volatile uint8_t status;
while (1)
{
    // Read slave l<sup>2</sup>C status to see if the write buffer is ready.
    status = i2cm_read(I2C_AS72XX_SLAVE_STATUS_REG);
    if ((status & I2C_AS72XX_SLAVE_TX_VALID) == 0)
        // No inbound TX pending at slave. Okay to write now.
        break;
}
// Send the virtual register address (setting bit 7 to indicate a pending write).
i2cm_write(I2C_AS72XX_SLAVE_WRITE_REG, (virtualReg | 0x80));
while (1)
{
    // Read the slave l<sup>2</sup>C status to see if the write buffer is ready.
    status = i2cm_read(I2C_AS72XX_SLAVE_STATUS_REG);
```

if ((status & I2C_AS72XX_SLAVE_TX_VALID) == 0) // No inbound TX pending at slave. Okay to write data now. break;

}

// Send the data to complete the operation.
i2cm_write(I2C_AS72XX_SLAVE_WRITE_REG, d);

}



I²C Virtual Register Read Access

I²C Virtual Register Byte Read shows the pseudocode necessary to read virtual registers on the AS7262. Note that in this case, reading a virtual register, the register address is not modified.

I²C Virtual Register Byte Read

Pseudocode

Poll I²C slave STATUS register; If TX_VALID bit is 0, the virtual register address for the read may be written; Send a virtual register address; Poll I²C slave STATUS register; If RX_VALID bit is 1, the read data is ready; Read the data.

Sample Code:

```
uint8_t i2cm_AS72xx_read(uint8_t virtualReg)
{
        volatile uint8_t status, d;
        while (1)
        {
                 // Read slave I<sup>2</sup>C status to see if the read buffer is ready.
                 status = i2cm_read(I2C_AS72XX_SLAVE_STATUS_REG);
                 if ((status & I2C_AS72XX_SLAVE_TX_VALID) == 0)
                          // No inbound TX pending at slave. Okay to write now.
                          break;
        }
        // Send the virtual register address (setting bit 7 to indicate a pending write).
        i2cm_write(I2C_AS72XX_SLAVE_WRITE_REG, virtualReg);
        while (1)
        {
                 // Read the slave I<sup>2</sup>C status to see if our read data is available.
                 status = i2cm_read(I2C_AS72XX_SLAVE_STATUS_REG);
                 if ((status & I2C_AS72XX_SLAVE_RX_VALID) != 0)
                          // Read data is ready.
                          break:
        }
        // Read the data to complete the operation.
        d = i2cm_read(I2C_AS72XX_SLAVE_READ_REG);
        return d; s
}
                                               The details of the i2cm read() and i2cm write()
                                               functions in previous Figures are dependent upon the nature
```


and implementation of the external I²C master device.



4-Byte Floating-Point (FP) Registers

Several 4-byte registers (hex) are used by the AS7262. Here is an example of how these registers are used to represent floating point data (based on the IEEE 754 standard):

Figure 19: Example of the IEEE 754 Standard



The floating point (FP) value assumed by 32 **bit binary32 data** with a biased exponent **e** (the 8 bit unsigned integer) and a **23 bit fraction** is (for the above example):

FP value=
$$(-1)^{\text{sign}} \cdot \left(1 + \sum_{i=1}^{23} b_{23-i} 2^{-i}\right) \times 2^{(e-127)}$$

FP value=
$$(-1)^0 \cdot \left(1 + \sum_{i=1}^{23} b_{23-i} 2^{-i}\right) \times 2^{(124 - 127)}$$

FP value= $1 \times (1 + 2^{-2}) \times 2^{-3} = 0.15625$

I²C Virtual Register Set

Figure 20 provides a summary of the AS7262 I²C register set. Figures after that provide additional register details. All register data is hex, and all multi-byte entities are Big Endian (most significant byte is situated at the lowest register address).

Multiple byte registers (2 byte integer, or, 4 byte floating point) must be read in the order of ascending register addresses (low to high). And if capable of being written to, must also be written in the order of ascending register addresses.

Figure 20: I²C Virtual Register Set Overview

Addr	Name	<d7></d7>	<d6></d6>	<d5> <d4></d4></d5>	<d3></d3>	<d2></d2>	<d1></d1>	<d0></d0>		
			V	ersion Registers						
0x00:0x01	HW_Version			Harc	dware Versio	n				
0x02:0x03	FW_Version			Firm	nware Versio	n				
	Control Registers									
0x04	Control_Setup	RST	INT	GAIN	Bar	k	DATA_RDY	RSVD		
0x05	INT_T		<u>.</u>	Inte	gration Tim	e		•		
0x06	Device_Temp			Devic	e Temperati	ure				
0x07	LED_Control	RS	VD	ICL_DRV	LED_DRV	IC	L_IND	LED_IND		
			Senso	or Raw Data Regist	ers					
0x08	V_High			Channe	l V High Data	a Byte				
0x09	V_Low			Channe	l V Low Data	Byte				
0x0A	B_High			Channel	l B High Data	a Byte				
0x0B	B_Low			Channe	l B Low Data	Byte				
0x0C	G_High			Channel	G High Data	a Byte				
0x0D	G_Low			Channe	l G Low Data	Byte				
0x0E	Y_High			Channel	l Y High Data	a Byte				
0x0F	Y_Low			Channe	l Y Low Data	Byte				
0x10	O_High			Channel	O High Data	a Byte				
0x11	O_Low		Channel O Low Data Byte							
0x12	R_High			Channe	l R High Data	a Byte				
0x13	R_Low			Channe	I R Low Data	Byte				

Addr	Name	<d7></d7>	<d6></d6>	<d5></d5>	<d4></d4>	<d3></d3>	<d2></d2>	<d1></d1>	<d0></d0>
			Sensor C	alibrated	Data Reg	isters			
0x14:0x17	V_Cal			Chann	el V Calibr	ated Data (f	loating po	pint)	
0x18:0x1B	B_Cal			Chann	el B Calibr	ated Data (f	loating po	oint)	
0x1C:0x1F	G_Cal	Channel G Calibrated Data (floating point)							
0x20:0x23	Y_Cal	Channel Y Calibrated Data (floating point)							
0x24:0x27	O_Cal	Channel O Calibrated Data (floating point)							
0x28:0x2B	R_Cal			Chann	el R Calibr	ated Data (f	loating po	pint)	



Detailed Register Description

Figure 21: HW Version Registers

Addr: 0x00		HW_Version			
Bit	Bit Name	Default	Access	Bit Description	
7:0	Device Type	01000000	R	Device type number	
/	Addr: 0x01			HW_Version	
/ Bit	Addr: 0x01 Bit Name	Default	Access	HW_Version Bit Description	

Figure 22: FW Version Registers

Addr: 0x02		FW_Version			
Bit	Bit Name	Default	Access	Bit Description	
7:6	Minor Version		R	Minor version [1:0]	
5:0	Sub Version		R	Sub version	
Addr: 0x03		FW_Version			
,	Addr: 0x03			FW_Version	
Bit	Addr: 0x03 Bit Name	Default	Access	FW_Version Bit Description	
		Default	Access R		

Figure 23: Control Setup Register

Ade	dr: 0x04/0x84	Control_Setup			
Bit	Bit Name	Default	Access	Bit Description	
7	RST	0	R/W	Soft Reset, Set to 1 for soft reset, goes to 0 automatically after the reset	
6	INT	0	R/W	Enable interrupt pin output (INT), 1: Enable, 0: Disable	
5:4	GAIN	0	R/W	Sensor Channel Gain Setting (all channels) 'b00=1x; 'b01=3.7x; 'b10=16x; 'b11=64x	
3:2	BANK	10	R/W	Data Conversion Type (continuous) 'b00=Mode 0; 'b01=Mode 1; 'b10=Mode 2; 'b11=Mode 3 One-Shot	
1	DATA_RDY	0	R/W	1: Data Ready to Read, sets INT active if interrupt is enabled. Can be polled if not using INT.	
0	RSVD	0	R	Reserved; Unused	

Figure 24: Integration Time Register

Addr: 0x05/0x85			INT_T	
Bit	Bit Name	Default	Access	Bit Description
7:0	INT_T	0xFF	R/W	Integration time = <value> * 2.8ms</value>

Figure 25: Device Temperature Register

Addr: 0x06		Device_Temp			
Bit	Bit Name	Default	Access	Bit Description	
7:0	Device_Temp		R	Device temperature data byte (°C)	

Figure 26: LED Control Register

amu

Addr: 0x07/0x87			LED Control	
Bit	Bit Name	Default	Access	Bit Description
7:6	RSVD	0	R	Reserved
5:4	ICL_DRV	00	R/W	LED_DRV current limit 'b00=12.5mA; 'b01=25mA; 'b10=50mA; 'b11=100mA
3	LED_DRV	0	R/W	Enable LED_DRV 1: Enabled; 0: Disabled
2:1	ICL_IND	00	R/W	LED_IND current limit 'b00=1mA; 'b01=2mA; 'b10=4mA; 'b11=8mA
0	LED_IND	0	R/W	Enable LED_IND 1: Enabled; 0: Disabled

Figure 27: Sensor Raw Data Registers

Addr: 0x08				V_High
Bit	Bit Name	Default	Access	Bit Description
7:0	V_High		R	Channel V High Data Byte
A	ddr: 0x09			V_Low
Bit	Bit Name	Default	Access	Bit Description
7:0	V_Low		R	Channel V Low Data Byte
A	ddr: 0x0A			B_High
Bit	Bit Name	Default	Access	Bit Description
7:0	B_High		R	Channel B High Data Byte
A	ddr: 0x0B			B_Low
Bit	Bit Name	Default	Access	Bit Description
7:0	B_Low		R	Channel B Low Data Byte
A	ddr: 0x0C			G_High
Bit	Bit Name	Default	Access	Bit Description
7:0	G_High		R	Channel G High Data Byte
A	ddr: 0x0D			G_Low
Bit	Bit Name	Default	Access	Bit Description
7:0	G_Low		R	Channel G Low Data Byte
A	ddr: 0x0E			Y_High
Bit	Bit Name	Default	Access	Bit Description
7:0	Y_High		R	Channel Y High Data Byte
A	ddr: 0x0F			Y_Low
Bit	Bit Name	Default	Access	Bit Description
7:0	Y_Low		R	Channel Y Low Data Byte

Addr: 0x10		O_High			
Bit	Bit Name	Default	Access	Bit Description	
7:0	O_High		R	Channel O High Data Byte	
A	ddr: 0x11	O_Low			
Bit	Bit Name	Default	Access	Bit Description	
7:0	O_Low		R	Channel O Low Data Byte	
A	ddr: 0x12	R_High			
Bit	Bit Name	Default	Access	Bit Description	
7:0	R_High		R	Channel R High Data Byte	
Addr: 0x13			R_Low		
Bit	Bit Name	Default	Access	Bit Description	
7:0	R_Low		R	Channel R Low Data Byte	

Figure 28: Sensor Calibrated Data Registers

Addr: 0	Addr: 0x14:0x17		V_Cal			
Bit	Bit Name	Default	Access	Bit Description		
31:0	V_Cal		R	Channel V Calibrated Data (floating point)		
Addr: 0>	x18:0x1B			B_Cal		
Bit	Bit Name	Default	Access	Bit Description		
31:0	B_Cal		R	Channel B Calibrated Data (floating point)		
Addr: 0>	k1C:0x1F			G_Cal		
Bit	Bit Name	Default	Access	Bit Description		
31:0	G_Cal		R	Channel G Calibrated Data (floating point)		
Addr: 0	x20:0x23			Y_Cal		
Bit	Bit Name	Default	Access	Bit Description		
31:0	Y_Cal		R	Channel Y Calibrated Data (floating point)		
Addr: 0	x24:0x27			O_Cal		
Bit	Bit Name	Default	Access	Bit Description		
31:0	O_Cal		R	Channel O Calibrated Data (floating point)		
Addr: 0x28:0x2B				R_Cal		
Bit	Bit Name	Default	Access	Bit Description		
31:0	R_Cal		R	Channel R Calibrated Data (floating point)		



UART Interface

If selected by the I²C_ENB pin setting, the UART module implements the TX and RX signals as defined in the RS-232 / V.24 standard communication protocol.

It has on both, receive and transmit path, a 16 entry deep FIFO. It can generate interrupts as required.

UART Feature List¹

- Full Duplex Operation (Independent Serial Receive and Transmit Registers) with FIFO buffer of 8 byte for each.
- At a clock rate of 16MHz it supports communication at 115200 Baud.
- Supports Serial Frames with 8 Data Bits, no Parity and 1 Stop Bit

Theory of Operation


Transmission

If data is available in the transmit FIFO, it will be moved into the output shift register and the data will be transmitted at the configured Baud Rate, starting with a Start Bit (logic zero) and followed by a Stop Bit (logic one).

Reception

At any time, with the receiver being idle, if a falling edge of a start bit is detected on the input, a byte will be received and stored in the receive FIFO. The following Stop Bit will be checked to be logic one.





^{1.} With UART operation, min VDD of 2.97V is required as shown in Electrical Characteristics Figures.



AT Command Interface


The microprocessor interface to control the Visible *Spectral_ID* sensor is via the UART, using the AT Commands across the UART interface.

The 6-channel *Spectral_ID* sensor provides a text-based serial command interface borrowed from the "AT Command" model used in early Hayes modems. For example:

- Read DATA value: ATDATA \rightarrow <data>OK
- Set the gain of the sensor to 1x: ATGAIN =0 \rightarrow OK

The "AT Command Interface Block Diagram", shown below between the network interface and the core of the system, provides access to the *Spectral_ID* engine's control and configuration functions.

Figure 30: AT Command Interface Block Diagram



In Figure 31, numeric values may be specified with no leading prefix, in which case they will be interpreted as decimals, or with a leading "0x" to indicate that they are hexadecimal numbers, or with a leading "'b" to indicate that they are binary numbers. The commands are loosely grouped into functional areas. Texts appearing between angle brackets ('<' and '>') are commands or response arguments. A carriage return character, a linefeed character, or both may terminate commands and responses. Note that any command that encounters an error will generate the "ERROR" response shown, for example, in the NOP command at the top of the first table, but has been omitted elsewhere in the interest of readability and clarity.



Figure 31: AT Commands

Command	Response	Description/Parameters
	Spectral	Data per Channel
ATDATA	<v_value>, <b_value>, <g_value>, <y_value>, <o_value>, <r_value> OK</r_value></o_value></y_value></g_value></b_value></v_value>	Read V, B, G, Y, O & R data. Returns comma-separated 16-bit integers.
ATCDATA	<cal_v_value>, <cal_b_value>, <cal_g_value>, <cal_y_value>, <cal_y_value>, <cal_o_value>,</cal_o_value></cal_y_value></cal_y_value></cal_g_value></cal_b_value></cal_v_value>	Read calibrated V, B, G, Y, O & R data. Returns comma-separated 32-bit floating point values.
	Senso	r Configuration
ATINTTIME= <value></value>	ОК	Set sensor integration time. Values should be in the range [1255], with integration time = < <i>value</i> > * 2.8ms
ATINTTIME	<value> OK</value>	Read sensor integration time, with integration time = < <i>value</i> > * 2.8ms
ATGAIN= <value></value>	ОК	Set sensor gain: 0=1x, 1=3.7x, 2=16x, 3=64x
ATGAIN	<value>OK</value>	Read sensor gain setting, returning 0, 1, 2, or 3 as defined immediately above.
ATTEMP	<value>OK</value>	Read temperature of chip in degree Celsius
ATTCSMD= <value></value>	ОК	Set Sensor Mode 0 = BANK Mode 0; 1 = BANK Mode 1; 2 = BANK Mode 2; 3 = BANK Mode 3 One-Shot; 4 = Sensors OFF In One-Shot mode, each ATTCSMD=3 command triggers a One-Shot reading
ATTCSMD	<value> OK</value>	Read Sensor Mode, see above
ATBURST= <value></value>	ОК	<value>= # of samples (ATBURST=1 means run until ATBURST=0 is received (a special case for continuous output)</value>




Command	Response	Description/Parameters
	LED [Driver Controls
ATLED0= <value></value>	ОК	Sets LED_IND: 100=ON, 0=OFF
ATLED0	<100 0>OK	Reads LED_IND setting: 100=ON, 0=OFF
ATLED1= <value></value>	ОК	Sets LED_DRV: 100=ON, 0=OFF
ATLED1	<100 0>OK	Reads LED_DRV setting: 100=ON, 0=OFF
ATLEDC= <value></value>	ОК	Sets LED_IND and LED_DRV current LED_IND: bits 3:0; LED_DRV: 7:4 bits LED_IND: 'b00=1mA; 'b01=2mA; 'b10=4mA; 'b11=8mA LED_DRV: 'b00=12.5mA; 'b01=25mA; 'b10=50mA; 'b11=100mA
ATLEDC	<value>OK</value>	Reads LED_IND and LED_DRV current settings as shown above
	NOP, Version	Access, System Reset
AT	$OK \rightarrow Success$ ERROR \rightarrow Failure	NOP
ATRST	None	Software Reset – no response
ATVERSW	<swversion#>OK ERROR → Failure</swversion#>	Returns the system software version number
ATVERHW	< <i>HWversion</i> #>OK ERROR → Failure	Returns the system hardware revision and product ID, with bits 7:4 containing the part ID, and bits 3:0 yielding the chip revision value.
	Firm	nware Update
ATFWU= <value></value>	ОК	< <i>value</i> >= 16-bit checksum. Initializes the firmware update process. Number of bytes that follow are always 56k bytes
ATFW= <value></value>	ОК	Download new firmware Up to 7 Bytes represented as hex chars with no leading or trailing 0x. Repeat command till all 56k bytes of firmware are downloaded
ATFWA	ОК	Causes target address for FW updates to advance. Should be called after every successful "OK" returned after "ATFW=< <i>value</i> >" command usage.
ATFWS	ОК	Causes the active image to switch between the two possible current images and then resets the IC



Application Information


Schematic

Figure 32: AS7262 Typical Application Circuit



PCB Layout

Figure 33: Typical Layout Routing




In order to prevent interference, avoid trace routing feedthroughs with exposure directly under the AS7262. An example routing is illustrated in the diagram.



Package Drawings & Markings

Figure 34: Package Drawings LGA






1. XXXXX = tracecode



PCB Pad Layout

Suggested PCB pad layout guidelines for the LGA device are shown.

Figure 35: Recommended PCB Pad Layout




Note(s):

- 1. Unless otherwise specified, all dimensions are in millimeters.
- 2. Dimensional tolerances are $\pm 0.05 \text{mm}$ unless otherwise noted.
- 3. This drawing is subject to change without notice.

amu

Mechanical Data

Figure 36: Tape & Reel Information



Note(s):

1. Each reel contains 2000 parts.



Soldering & Storage Information

Soldering Information


The module has been tested and has demonstrated an ability to be reflow soldered to a PCB substrate. The solder reflow profile describes the expected maximum heat exposure of components during the solder reflow process of product on a PCB. Temperature is measured on top of component. The components should be limited to a maximum of three passes through this solder reflow profile.

Figure 37: Solder Reflow Profile

Parameter	Reference	Device
Average temperature gradient in preheating		2.5°C/s
Soak time	t _{SOAK}	2 to 3 minutes
Time above 217°C(T ₁)	t ₁	Max 60s
Time above 230°C(T ₂)	t ₂	Max 50s
Time above T _{peak} - 10°C(T ₃)	t ₃	Max 10s
Peak temperature in reflow	T _{peak}	260°C
Temperature gradient in cooling		Max -5°C/s

Figure 38:

Solder Reflow Profile Graph



Manufacturing Process Considerations

The AS7262 package is compatible with standard reflow no-clean and cleaning processes including aqueous, solvent or ultrasonic techniques. However, as an open-aperture device, precautions <u>must</u> be taken to avoid particulate or solvent contamination as a result of any manufacturing processes, including pick and place, reflow, cleaning, integration assembly and/or testing. Temporary covering of the aperture is allowed. To avoid degradation of accuracy or performance in the end product, care should be taken that any temporary covering and associated sealants/debris are thoroughly removed prior to any optical testing or final packaging.

Storage Information

Moisture Sensitivity

Optical characteristics of the device can be adversely affected during the soldering process by the release and vaporization of moisture that has been previously absorbed into the package. To ensure the package contains the smallest amount of absorbed moisture possible, each device is baked prior to being dry packed for shipping.

Devices are dry packed in a sealed aluminized envelope called a moisture-barrier bag with silica gel to protect them from ambient moisture during shipping, handling, and storage before use.

Shelf Life

The calculated shelf life of the device in an unopened moisture barrier bag is 12 months from the date code on the bag when stored under the following conditions:

- Shelf Life: 12 months
- Ambient Temperature: <40°C
- Relative Humidity: <90%

Rebaking of the devices will be required if the devices exceed the 12 month shelf life or the Humidity Indicator Card shows that the devices were exposed to conditions beyond the allowable moisture region.



Floor Life

The module has been assigned a moisture sensitivity level of MSL 3. As a result, the floor life of devices removed from the moisture barrier bag is 168 hours from the time the bag was opened, provided that the devices are stored under the following conditions:

- Floor Life: 168 hours
- Ambient Temperature: <30°C
- Relative Humidity: <60%

If the floor life or the temperature/humidity conditions have been exceeded, the devices must be rebaked prior to solder reflow or dry packing.

Rebaking Instructions

When the shelf life or floor life limits have been exceeded, rebake at 50° C for 12 hours.



Ordering & Contact Information

Figure 39: Ordering Information ⁽¹⁾

Ordering Code	Package	Marking	Description	Delivery Form	Delivery Quantity
AS7262-BLGT	20-pin LGA	AS7262	6-Channel Visible <i>Spectral_ID</i> Device with Electronic Shutter and Smart Interface	Tape & Reel	2000 pcs/reel

Note(s):

1. Required companion serial flash memory (must be **ams** verified) is ordered from the flash memory supplier (e.g. AT25SF041-SSHD-B from Adesto Technologies).

2. AS7262 flash memory software is available from **ams**.

Buy our products or get free samples online at: www.ams.com/ICdirect

Technical Support is available at: www.ams.com/Technical-Support

Provide feedback about this document at: www.ams.com/Document-Feedback

For further information and requests, e-mail us at: ams_sales@ams.com

For sales offices, distributors and representatives, please visit: www.ams.com/contact

Headquarters

ams AG Tobelbader Strasse 30 8141 Premstaetten Austria, Europe

Tel: +43 (0) 3136 500 0 Website: www.ams.com



RoHS Compliant & ams Green Statement

RoHS: The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.

ams Green (RoHS compliant and no Sb/Br): ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

Important Information: The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

amu

Copyrights & Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.



Document Status

Document Status	Product Status	Definition
Product Preview	Pre-Development	Information in this datasheet is based on product ideas in the planning phase of development. All specifications are design goals without any warranty and are subject to change without notice
Preliminary Datasheet	Pre-Production	Information in this datasheet is based on products in the design, validation or qualification phase of development. The performance and parameters shown in this document are preliminary without any warranty and are subject to change without notice
Datasheet	Production	Information in this datasheet is based on products in ramp-up to full production or full production which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade
Datasheet (discontinued)	Discontinued	Information in this datasheet is based on products which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade, but these products have been superseded and should not be used for new designs

amu

Revision Information

Changes from 1-00 (2016-Dec-16) to current revision 1-01 (2017-Mar-17)	Page
Updated Figure 12 and notes below	11

Note(s):

1. Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.

2. Correction of typographical errors is not explicitly mentioned.



Content Guide

- 1 General Description
- 1 Key Benefits & Features
- 2 Applications
- 2 Block Diagram
- 3 Pin Assignments
- 5 Absolute Maximum Ratings
- 6 Electrical Characteristics
- 8 Timing Characteristics
- **11 Optical Characteristics**
- 12 Typical Optical Characteristics

13 Detailed Description

- 13 6-Channel Visible Spectral_ID Detector
- 14 Data Conversion Description
- 16 RC Oscillator
- 16 Temperature Sensor
- 16 Reset
- 16 Indicator LED
- 17 Electronic Shutter with LED_DRV Driver Control
- 17 Interrupt Operation
- 17 I²C Slave Interface
- 18 I²C Feature List
- 18 I²C Virtual Register Write Access
- 19 l²C Virtual Register Byte Write
- 20 I²C Virtual Register Read Access
- 20 I²C Virtual Register Byte Read
- 21 4-Byte Floating-Point (FP) Registers
- 22 I²C Virtual Register Set
- 24 Detailed Register Description
- 30 UART Interface
- 30 UART Feature List
- 30 Theory of Operation
- 30 Transmission
- 30 Reception
- 31 AT Command Interface

34 Application Information

- 34 Schematic
- 34 PCB Layout
- 35 Package Drawings & Markings
- 36 PCB Pad Layout
- 37 Mechanical Data
- 38 Soldering & Storage Information
- 38 Soldering Information
- 39 Manufacturing Process Considerations
- 39 Storage Information
- 39 Moisture Sensitivity
- 39 Shelf Life
- 40 Floor Life
- 40 Rebaking Instructions



- 41 Ordering & Contact Information
- 42 RoHS Compliant & ams Green Statement
- 43 Copyrights & Disclaimer
- 44 Document Status
- 45 Revision Information

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Optical Sensor Development Tools category:

Click to view products by Pimoroni manufacturer:

Other Similar products are found below :

MT9V034C12STCH-GEVB MT9V115EBKSTCH-GEVB 416015300-3 ISL29102IROZ-EVALZ MT9M021IA3XTMH-GEVB AR1335CSSC11SMKAH3-GEVB MAXCAMOV10640# MT9M031112STMH-GEVB TSL2581CS-DB TMD3700-DB NANOUSB2.2 ASX340AT3C00XPEDH3-GEVB AR0144ATSM20XUEAH3-GEVB AR0144CSSC00SUKAH3-GEVB AR0522SRSC09SURAH3-GEVB AR0522SRSM09SURAH3-GEVB AR0521SR2C09SURAH3-GEVB MARS1-MAX9295A-GEVK MARS1-MAX9296B-GEVB ISL29112IROZ-EVALZ AR0233AT2C17XUEAH3-GEVB AR0431CSSC14SMRAH3-GEVB MARS-DEMO3-MIPI-GEVB TCS3430-DB AR0234CSSC00SUKAH3-GEVB AR0130CSSM00SPCAH-GEVB TSL2521-DB TSL2520-DB EVALZ-ADPD2212 TMD2772EVM TMG3993EVM MIKROE-2103 TSL2672EVM 1384 MT9M114EBLSTCZDH-GEVB SEN0043 SEN0162 TMD2771EVM TMD3782EVM TSL4531EVM 1918 AS7225 DEMO KIT SEN0097 SEN0212 SEN0228 AR0134CSSC00SUEAH3-GEVB AP0100AT2L00XUGAH3-GEVB AR0144CSSM20SUKAH3-GEVB 725-28915 EVAL-ADPD1081Z-PPG