## Product Specification

## PE42359

## Product Description

The PE42359 UltraCMOS ${ }^{\circledR}$ RF switch is designed to cover a broad range of applications from 10 MHz through 3 GHz . This reflective switch integrates on-board CMOS control logic with a low voltage CMOS-compatible control interface, and can be controlled using either single-pin or complementary control inputs. Using a nominal +3 -volt power supply voltage, a typical input 1 dB compression point of +33.5 dBm can be achieved. PE42359 also meets the quality and performance standards for automotive applications and has received AEC-Q100 Grade 2 certification.

The PE42359 is manufactured on Peregrine's UltraCMOS ${ }^{\circledR}$ process, a patented variation of silicon-oninsulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram


## SPDT UltraCMOS ${ }^{\circledR}$ RF Switch $10 \mathrm{MHz}-3 \mathrm{GHz}$

## Features

- AEC-Q100 Grade 2 certified
- Supports operating temperature up to $+105^{\circ} \mathrm{C}$
- Single-pin or complementary CMOS logic control inputs
- Low insertion loss
- 0.35 dB @ 1000 MHz
- 0.50 dB @ 2000 MHz
- Isolation of 30 dB @ 1000 MHz
- High ESD tolerance of 2 kV HBM
- Typical input 1 dB compression point of $+33.5 \mathrm{dBm}$
- 1.8 V minimum power supply voltage
- Small SC-70 package

Figure 2. Package Type
6-lead SC-70


Table 1. Electrical Specifications @ +25 ${ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$

| Parameter | Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operation Frequency ${ }^{1}$ |  | 10 |  | 3000 | MHz |
| Insertion Loss ${ }^{2}$ | $\begin{aligned} & 10-1000 \mathrm{MHz} \\ & 1000-2000 \mathrm{MHz} \\ & 2000-3000 \mathrm{MHz}^{2} \end{aligned}$ |  | $\begin{gathered} 0.35 \\ 0.50 \\ 1.1 \end{gathered}$ | $\begin{gathered} 0.45 \\ 0.60 \\ 1.3 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation - RFX to RFX | $\begin{aligned} & 10-1000 \mathrm{MHz} \\ & 1000-2000 \mathrm{MHz} \\ & 2000-3000 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 32 \\ & 20 \\ & 13 \end{aligned}$ | $\begin{aligned} & 35 \\ & 21 \\ & 14 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation - RFC to RFX | $10-1000 \mathrm{MHz}$ $1000-2000 \mathrm{MHz}$ 2000-3000 MHz | $\begin{aligned} & 28 \\ & 19 \\ & 12 \end{aligned}$ | $\begin{aligned} & 29 \\ & 20 \\ & 13 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Return Loss - RFX to RFC ${ }^{2}$ | $\begin{aligned} & 10-1000 \mathrm{MHz} \\ & 1000-2000 \mathrm{MHz} \\ & 2000-3000 \mathrm{MHz}^{2} \end{aligned}$ | $\begin{gathered} 21 \\ 15 \\ 9 \end{gathered}$ | $\begin{aligned} & 25 \\ & 18 \\ & 11 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Switching Time | $50 \%$ CTRL to $90 \%$ or $10 \%$ RF |  | 2 |  | us |
| Video Feedthrough ${ }^{3}$ |  |  | 15 |  | $\mathrm{mV}_{\mathrm{pp}}$ |
| Input 1 dB Compression | $\begin{aligned} & 1000 \mathrm{MHz} @ 2.3-3.3 \mathrm{~V} \\ & 1000 \mathrm{MHz} @ 1.8-2.3 \mathrm{~V} \\ & 2500 \mathrm{MHz} @ 2.3-3.3 \mathrm{~V} \\ & 2500 \mathrm{MHz} @ 1.8-2.3 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 31.5 \\ 29.5 \\ 28.5 \\ 28 \end{gathered}$ | $\begin{gathered} 33.5 \\ 30.5 \\ 30.5 \\ 29 \end{gathered}$ |  | dBm |
| Input IP3 | 2500 MHz , 20 dBm input power |  | 55 |  | dBm |

Notes: 1. Device linearity will begin to degrade below 10 MHz
2. High frequency performance can be improved by external matching (see Figure 20 through Figure 25 and Figure 28)
3. The DC transient at the output of any port of the switch when the control voltage is switched from Low to High or High to Low in a $50 \Omega$ test set-up, measured with 1 ns risetime pulses and 500 MHz bandwidth

Table 1A. Electrical Specifications $@-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$

| Parameter | Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operation Frequency |  | 10 |  | 3000 | MHz |
| Insertion Loss | $\begin{aligned} & 10-1000 \mathrm{MHz} \\ & 1000-2000 \mathrm{MHz} \\ & 2000-3000 \mathrm{MHz} \end{aligned}$ |  | $\begin{gathered} 0.35 \\ 0.5 \\ 1.1 \end{gathered}$ | $\begin{gathered} \hline 0.6 \\ 0.75 \\ 1.4 \end{gathered}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation - RFX to RFX | $\begin{aligned} & 10-1000 \mathrm{MHz} \\ & 1000-2000 \mathrm{MHz} \\ & 2000-3000 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 31 \\ & 19 \\ & 12 \end{aligned}$ | $\begin{aligned} & 35 \\ & 21 \\ & 14 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation - RFC to RFX | $\begin{array}{\|l\|} \hline 10-1000 \mathrm{MHz} \\ 1000-2000 \mathrm{MHz} \\ 2000-3000 \mathrm{MHz} \end{array}$ | $\begin{aligned} & 27 \\ & 18 \\ & 11 \end{aligned}$ | $\begin{aligned} & 29 \\ & 20 \\ & 13 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Return Loss - RFX to RFC | $\begin{aligned} & 10-1000 \mathrm{MHz} \\ & 1000-2000 \mathrm{MHz} \\ & 2000-3000 \mathrm{MHz} \end{aligned}$ | $\begin{gathered} 20 \\ 14 \\ 9 \end{gathered}$ | $\begin{aligned} & 25 \\ & 18 \\ & 11 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Switching Time | $50 \%$ CTRL to $90 \%$ or $10 \%$ RF |  | 3.6 |  | us |
| Video Feedthrough |  |  | 15 |  | mV Vpp |
| Input 1 dB Compression | $\begin{aligned} & 1000 \mathrm{MHz} @ 2.3-3.3 \mathrm{~V} \\ & 1000 \mathrm{MHz} @ 1.8-2.3 \mathrm{~V} \\ & 2500 \mathrm{MHz} @ 2.3-3.3 \mathrm{~V} \\ & 2500 \mathrm{MHz} @ 1.8-2.3 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 30.5 \\ 28.5 \\ 27.5 \\ 27 \end{gathered}$ | $\begin{gathered} 33.5 \\ 30.5 \\ 30.5 \\ 29 \end{gathered}$ |  | dBm |
| Input IP3 | $2500 \mathrm{MHz}, 20 \mathrm{dBm}$ input power |  | 54 |  | dBm |

Figure 3. Pin Configuration (Top View)


Table 2. Pin Descriptions

| Pin No. | Pin Name | Description |
| :---: | :---: | :--- |
| 1 | RF1 $^{1}$ | RF Port1 |
| 2 | GND | Ground connection. Traces should be <br> physically short and connected to ground <br> plane for best performance. |
| 3 | RF2 $^{1}$ | RF Port2 |
| 4 | CTRL $^{1}$ | Switch control input, CMOS logic level. |
| 5 | RFC $^{1}$ | RF Common |
| 6 | CTRL or VDD | This pin supports two interface options: <br> Single-pin control mode. A nominal 3-volt <br> supply connection is required. <br> Complementary-pin control mode. A com- <br> plementary CMOS control signal to CTRL <br> is supplied to this pin. Bypassing on this <br> pin is not required in this mode. |

Note 1: All RF pins must be DC blocked with an external series capacitor or held at o VDC

Table 3. Operating Ranges

| Parameter | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ Power Supply Voltage | 1.8 | 3.0 | 3.3 | V |
| I ID <br> $\left(\mathrm{V}_{\mathrm{DD}}=2.3\right.$ to 5ply $5.5 \mathrm{~V}\left[+25^{\circ} \mathrm{C}\right.$ only] $)$ |  | 9 | 20 | $\mu \mathrm{~A}$ |
| Control Voltage High | $0.7 \mathrm{x} \mathrm{V}_{\mathrm{DD}}$ |  |  | V |
| Control Voltage Low |  |  | $0.3 \mathrm{x} \mathrm{V}_{\mathrm{DD}}$ | V |

## Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE42359 in the SC70 package is MSL1.

Table 4. Absolute Maximum Ratings

| Symbol | Parameter/Conditions | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply voltage | -0.3 | 4.0 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Voltage on any DC input | -0.3 | $\mathrm{V}_{\mathrm{DD}}+$ <br> 0.3 | V |
| $\mathrm{~T}_{\text {ST }}$ | Storage temperature range | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{OP}}$ | Operating temperature <br> range | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}{ }^{1}{ }^{1}$ | Input power (50 $)$ |  | see <br> fig. 4 |  |
| $\mathrm{~V}_{\text {ESD,HBM }}$ | ESD voltage $\mathrm{HBM}^{2}$, all pins |  | 2000 | V |
| $\mathrm{~V}_{\text {ESD,CDM }}$ | ESD voltage $\mathrm{CDM}^{3}$, all pins |  | 1000 | V |

Notes: 1. To maintain optimum device performance, do not exceed Max $\mathrm{P}_{\mathrm{IN}}$ at desired operating frequency (see Figure 4)
2. Human Body Model (MIL_STD 883 Method 3015)
3. Charged Device Model (JEDEC JESD22-C101)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Figure 4. Maximum Power Handling


## Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS ${ }^{\circledR}$ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.

Table 5. Single-pin Control Logic Truth Table

| Control Voltages | Signal Path |
| :---: | :---: |
| Pin $6\left(V_{D D}\right)=V_{D D}$ <br> Pin $4(\mathrm{CTRL})=$ High | RFC to RF1 |
| Pin $6\left(V_{D D}\right)=V_{D D}$ <br> Pin $4(\mathrm{CTRL})=$ Low | RFC to RF2 |

Table 6. Complementary-pin Control Logic Truth Table

| Control Voltages | Signal Path |
| :---: | :---: |
| Pin $6\left(\overline{\mathrm{CTRL}}\right.$ or $\left.\mathrm{V}_{\mathrm{DD}}\right)=$ Low <br> Pin $4(\mathrm{CTRL})=$ High | RFC to RF1 |
| Pin $6(\overline{\mathrm{CTRL}}$ or V <br> Pin $4(\mathrm{CTRL})=$ Ligh | RFC to RF2 |

## Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS ${ }^{\circledR}$ devices are immune to latch-up.

## Switching Frequency

The PE42359 has a maximum 25 kHz switching rate.

## Control Logic Input

The PE42359 is a versatile RF CMOS switch that supports two operating control modes; single-pin control mode and complementary-pin control mode.

Single-pin control mode enables the switch to operate with a single control pin (pin 4) supporting a +3 -volt CMOS logic input, and requires a dedicated +3 -volt power supply connection on pin $6\left(\mathrm{~V}_{\mathrm{DD}}\right)$. This mode of operation reduces the number of control lines required and simplifies the switch control interface typically derived from a CMOS $\mu$ Processor I/O port.

Complementary-pin control mode allows the switch to operate using complementary control pins CTRL and CTRL (pins 4 and 6), that can be directly driven by +3 -volt CMOS logic or a suitable $\mu$ Processor I/O port. This enables the PE42359 to be used as a potential alternate source for SPDT RF switch products used in positive control voltage mode and operating within the PE42359 operating limits.

## Typical Performance Data @ $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ unless otherwise specified

Figure 5. Insertion Loss (RFX Nominal Condition) ${ }^{1}$


Figure 6. Insertion Loss vs Temp (RF1-RFC) ${ }^{1}$


Figure 7. Insertion Loss vs VDD (RF1-RFC) ${ }^{1}$


Note 1: High frequency performance can be improved by external matching (see Figure 20 through Figure 25 and Figure 28)

## Typical Performance Data @ $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ unless otherwise specified

Figure 8. RFC-RFX Isolation vs Temp


Figure 10. RFX-RFX Isolation vs Temp


Figure 9. RFC-RFX Isolation vs VDD


Figure 11. RFX-RFX Isolation vs VDD


## Typical Performance Data @ $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ unless otherwise specified

Figure 12. RFC Port Return Loss vs Temp (RF1 Active) ${ }^{1}$


Figure 14. RFC Port Return Loss vs Temp (RF2 Active) ${ }^{1}$


Figure 13. RFC Port Return Loss vs VDD (RF1 Active) ${ }^{1}$


Figure 15. RFC Port Return Loss vs VDD (RF2 Active) ${ }^{1}$


Note 1: High frequency performance can be improved by external matching (see Figure 20 through Figure 25 and Figure 28)

## Typical Performance Data @ $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ unless otherwise specified

Figure 16. Active Port Return Loss vs Temp (RF1 Active) ${ }^{1}$


Figure 17. Active Port Return Loss vs VDD (RF1 Active) ${ }^{1}$


Figure 18. Active Port Return Loss vs Temp (RF2 Active) ${ }^{1}$


Figure 19. Active Port Return Loss vs VDD (RF2 Active) ${ }^{1}$


Note 1: High frequency performance can be improved by external matching (see Figure 20 through Figure 25 and Figure 28)

## Performance Comparison @ $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ with or without matching

Figure 20. Insertion Loss RF1 ${ }^{1}$


Figure 22. Active Port Return Loss (RF1 Active) ${ }^{1}$


Figure 24. RFC Port Return Loss (RF1 Active) ${ }^{1}$


Figure 21. Insertion Loss RF2 ${ }^{1}$


Figure 23. Active Port Return Loss (RF2 Active) ${ }^{1}$


Figure 25. RFC Port Return Loss (RF2 Active) ${ }^{1}$


Note 1: High frequency performance can be improved by external matching (see Figure 20 through Figure 25 and Figure 28)

## Evaluation Kit

The SPDT switch EK Board was designed to ease customer evaluation of Peregrine's PE42359. The RF common port is connected through a $50 \Omega$ transmission line via the top SMA connector, J1. RF1 and RF2 are connected through $50 \Omega$ transmission lines via SMA connectors J2 and J3, respectively. A through $50 \Omega$ transmission is available via SMA connectors J 4 and J 5 . This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed of a two metal layer FR4 material with a total thickness of 0.031 ". The bottom layer provides ground for the RF transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 0.0476 ", trace gaps of $0.030^{\prime \prime}$, dielectric thickness of $0.028^{\prime \prime}$, metal thickness of $0.0021^{\prime \prime}$ and $\varepsilon_{r}$ of 4.4.

J6 and J7 provide a means for controlling DC and digital inputs to the device. J6-1 is connected to the device $\mathrm{V}_{\mathrm{DD}}$ or CTRL input. J7-1 is connected to the device CTRL input.

Figure 26. Evaluation Board Layouts


Figure 27. Evaluation Board Schematic


## Figure 28. Evaluation Board Schematic with Matching



Figure 29. Package Drawing 6-lead SC-70


Figure 30. Top Marking Specification

$$
\begin{aligned}
\bullet & =\text { Pin } 1 \text { Indicator } \\
\text { PPP } & =\text { Part Number } \\
\text { YWW } & =\text { Date Code }
\end{aligned}
$$



DOC-01629

Figure 31. Tape and Reel Specifications


Table 7. Ordering Information

| Order Code | Description | Package | Shipping Method |
| :---: | :---: | :---: | :---: |
| PE42359SCAA-Z | PE42359 SPDT RF switch | 6-lead SC-70 | 3000 units / T\&R |
| EK42359-01 | PE42359 Evaluation kit | Evaluation kit | $1 /$ Box |

## Sales Contact and Information

For sales and contact information please visit www.psemi.com.

[^0]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Development Tools category:
Click to view products by pSemi manufacturer:
Other Similar products are found below :
MAAM-011117 MAAP-015036-DIEEV2 EV1HMC1113LP5 EV1HMC6146BLC5A EV1HMC637ALP5 EVAL-ADG919EBZ ADL5363EVALZ LMV228SDEVAL SKYA21001-EVB SMP1331-085-EVB EV1HMC618ALP3 EVAL01-HMC1041LC4 MAAL-011111-000SMB MAAM-009633-001SMB MASW-000936-001SMB 107712-HMC369LP3 107780-HMC322ALP4 SP000416870 EV1HMC470ALP3 EV1HMC520ALC4 EV1HMC244AG16 MAX2614EVKIT\# 124694-HMC742ALP5 SC20ASATEA-8GB-STD MAX2837EVKIT+ MAX2612EVKIT\# MAX2692EVKIT\# EV1HMC629ALP4E SKY12343-364LF-EVB 108703-HMC452QS16G EV1HMC863ALC4 EV1HMC427ALP3E 119197-HMC658LP2 EV1HMC647ALP6 ADL5725-EVALZ MAX2371EVKIT\# 106815-HMC441LM1 UXN14M9PE MAX2016EVKIT EV1HMC939ALP4 MAX2410EVKIT MAX2204EVKIT+ EV1HMC8073LP3D SIMSA868-DKL SIMSA868C-DKL SKY65806-636EK1 SKY68020-11EK1 SKY67159-396EK1 SKY66181-11-EK1 SKY65804-696EK1


[^0]:    Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).
    The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

    No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.
    The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com.

