## Product Specification

## PE4256

## Product Description

The PE4256 is an UltraCMOS ${ }^{\circledR}$ Switch designed for CATV applications, covering a broad frequency range from 5 MHz up to 3 GHz . This single-supply SPDT switch integrates a two-pin CMOS control interface. It also provides low insertion loss with extremely low bias requirements while operating on a single 3volt supply. In a typical CATV application, the PE4256 provides for a cost effective and manufacturable solution when compared to mechanical relays.
The PE4256 is manufactured on Peregrine's UltraCMOS process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram


## $75 \Omega$ SPDT CATV UltraCMOS ${ }^{\circledR}$ Switch

 $5 \mathrm{MHz}-3 \mathrm{GHz}$
## Features

- $75 \Omega$ characteristic impedance
- Integrated $75 \Omega$ terminations
- CTB performance of -90 dBc
- High isolation 65 dB at 1000 MHz
- Low insertion loss: typically 0.5 dB at $5 \mathrm{MHz}, 0.9 \mathrm{~dB}$ at 1000 MHz
- High input IP3: >50 dBm
- CMOS two-pin control
- Single +3 volt supply operation
- Low current consumption: $8 \mu \mathrm{~A}$
- Unique all off terminated mode
- $4 \times 4 \mathrm{~mm}$ QFN package

Figure 2. Package Type
20-lead $4 \times 4$ mm QFN


Table 1. Electrical Specifications @ $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=75 \Omega\right)$

| Parameter | Condition | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Frequency ${ }^{1}$ |  | 5 |  | 3000 | MHz |
| Insertion Loss | $\begin{aligned} & 5-250 \mathrm{MHz} \\ & 250-750 \mathrm{MHz} \\ & 750-1000 \mathrm{MHz} \\ & 1000-2200 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 0.8 \\ & 0.9 \\ & 1.1 \end{aligned}$ | $\begin{gathered} 0.6 \\ 0.95 \\ 1.1 \\ 1.3 \end{gathered}$ | dB |
| Isolation | $\begin{aligned} & 5-250 \mathrm{MHz} \\ & 250-750 \mathrm{MHz} \\ & 750-1000 \mathrm{MHz} \\ & 1000-2200 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 75 \\ & 65 \\ & 62 \\ & 49 \end{aligned}$ | $\begin{aligned} & 80 \\ & 70 \\ & 65 \\ & 52 \end{aligned}$ |  | dB |
| Input IP2 ${ }^{2}$ | $5-1000 \mathrm{MHz}$ |  | 80 |  | dBm |
| Input IP3 ${ }^{2}$ | $5-1000 \mathrm{MHz}$ | 50 | 55 |  | dBm |
| Input 1dB Compression ${ }^{2}$ | 1000 MHz | 29 | 31 |  | dBm |
| CTB / CSO | 77 \& 110 channels; Power Out $=44 \mathrm{dBm}$ V |  | -90 |  | dBc |
| Switching Time | 50\% CTRL to 10/90\% RF |  | 2 |  | $\mu \mathrm{s}$ |
| Video Feedthrough ${ }^{3}$ | 51000 MHz |  |  | 15 | $m V_{\text {pp }}$ |

Notes: 1 . Device linearity will begin to degrade below 5 MHz .
2. Measured in a $50 \Omega$ system.
3. Measured with a 1 ns risetime, $0 / 3 \mathrm{~V}$ pulse and 500 MHz bandwidth.

Figure 3. Pin Configuration (Top View)


Table 2. Pin Descriptions

| No. | Name | Description |
| :---: | :---: | :---: |
| 1 | GND | Ground |
| 2 | GND | Ground |
| $3{ }^{1}$ | RF1 | RF I/O |
| $4^{4}$ | GND | Ground |
| 5 | GND | Ground |
| 6 | GND | Ground |
| $7^{4}$ | GND | Ground |
| $8{ }^{1}$ | RFC | Common |
| $9{ }^{4}$ | GND | Ground |
| 10 | GND | Ground |
| 11 | GND | Ground |
| $12^{4}$ | GND | Ground |
| $13^{1}$ | RF2 | RF I/O |
| 14 | GND | Ground |
| 15 | GND | Ground |
| $16^{2}$ | C2 | Control 2 |
| $17^{2}$ | C1 | Control 1 |
| $18^{3}$ | VSS/GND | Negative Supply Option |
| 19 | GND | Ground |
| 20 | VDD | Supply |
| Paddle | GND | Exposed Ground Paddle |

Notes: 1. RF pins 3, 8, and 13 must be at 0 VDC. The RF pins do not require DC blocking capacitors for proper operation if the 0 VDC requirement is met.
2. Pins 16 and 17 are the CMOS controls that set the three operating states.
3. Connect pin 18 to GND to enable the on-chip negative voltage generator. Connect pin 18 to $\mathrm{V}_{\mathrm{SS}}(-3 \mathrm{~V})$ to bypass and disable internal 3 V supply generator.
4. Customer can add external resistance to ground to change or modify termination resistance.

Table 3. Absolute Maximum Ratings

| Symbol | Parameter/Condition | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply voltage | -0.3 | 4.0 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Voltage on CTRL input | -0.3 | $\mathrm{V}_{\mathrm{DD}}+$ <br> 0.3 | V |
| $\mathrm{P}_{\mathrm{RF}}$ | RF CW power |  | 24 | dBm |
| $\mathrm{T}_{\mathrm{ST}}$ | Storage temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{OP}}$ | Operating temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{ESD}}$ | ESD voltage <br> (Human Body Model) |  | 1000 | V |

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Table 4. DC Electrical Specifications @ $25{ }^{\circ} \mathrm{C}$

| Parameter | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ Power Supply | 2.7 | 3.0 | 3.3 | V |
| $\mathrm{I}_{\mathrm{DD}}$ Power Supply Current <br> $\left(\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CNTL}}=3 \mathrm{~V}\right)$ |  | 8 | 20 | $\mu \mathrm{~A}$ |
| Control Voltage High | $70 \% \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| Control Voltage Low |  |  | $30 \% \mathrm{~V}_{\mathrm{DD}}$ | V |

## Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified.

## Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE4256 in the 20-lead $4 \times 4 \mathrm{~mm}$ QFN package is MSL1.

## Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

## Switching Frequency

The PE4256 has a maximum 25 kHz switching rate when the internal negative voltage generator is used (pin $18=$ GND).

Table 5. RF Path Truth Table

| C1 | C2 | RFC - RF1 | RFC - RF2 |
| :---: | :---: | :---: | :---: |
| Low | Low | OFF | OFF |
| Low | High | OFF | ON |
| High | Low | ON | OFF |
| High | High | $\mathrm{N} / \mathrm{A}^{1}$ | $\mathrm{~N} / \mathrm{A}^{1}$ |

Table 6. Termination Truth Table

| C1 | C2 | RFC $-\mathbf{7 5} \Omega$ | RF1 - 75 $\Omega$ | RF2 $\mathbf{- 7 5} \Omega$ |
| :---: | :---: | :---: | :---: | :---: |
| Low | Low | $\mathrm{X}^{2}$ | $\mathrm{X}^{2}$ | $\mathrm{X}^{2}$ |
| Low | High |  | $\mathrm{X}^{2}$ |  |
| High | Low |  |  | $\mathrm{X}^{2}$ |
| High | High | $\mathrm{N} / \mathrm{A}^{1}$ | $\mathrm{~N} / \mathrm{A}^{1}$ | $\mathrm{~N} / \mathrm{A}^{1}$ |

Notes: 1. The operation of the PE4256 is not supported or characterized in the $\mathrm{C} 1=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{C} 2=\mathrm{V}_{\mathrm{DD}}$ state.
2. " X " denotes termination enabled.

## Evaluation Kit

The SPDT Switch Evaluation Kit was designed to ease customer evaluation of the PE4256 SPDT switch. The RF common port (RFC) is connected through a $75 \Omega$ transmission line to J 2 . Port 1 and Port 2 are connected through $75 \Omega$ transmission lines to J 1 and J3. A through transmission line connects F connectors J4 and J5. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

The board is constructed with four metal layers in FR4 material with a total thickness of 0.062 ". The transmission lines were designed using a coplanar waveguide with ground plane ( 28 mil core, 21 mil width, 30 mil gap).

J6 provides a means for controlling DC and digital inputs to the device. The provided jumpers short the package pin to ground for logic low. When the jumper is removed, the pin is pulled up to $V_{D D}$ for logic high.

When the jumper is in place, $3 \mu \mathrm{~A}$ of current will flow through the $1 \mathrm{M} \Omega$ pull-up resistor. This extra current should not be attributed to the device.

Proper PCB design is essential for full isolation performance. This evaluation board demonstrates good trace and ground management for minimum coupling and radiation.

Figure 4. Evaluation Board Layouts


Figure 5. Evaluation Board Schematic


## Typical Performance Data from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, 75 \Omega$ Impedance

Figure 6. Insertion Loss (RFC to RF1 or RF2)


Figure 8. Input to Output Isolation (Open)



Figure 7. Input to Output Isolation (Closed)



Figure 9. Isolation - RF1 To RF2

| $-\quad$ RF1 - RF2 (RF1 Thru) |
| :---: |
| - RF1-RF2 (RF2 Thru) |
| $-\quad$ RF1 - RF2 (RF1 \& 2 OPEN) |



## Typical Performance Data @ +25 ${ }^{\circ} \mathrm{C}$, $75 \Omega$ Impedance (unless otherwise noted)

Figure 10. RFC Return Loss

| -- RFC Terminated |
| :--- |
| - RFC - RF1 CLOSED |



Figure 12. RF2 Return Loss


Figure 11. RF1 Return Loss


Figure 13. Linearity (50 System Impedance)



Figure 14. Package Drawing (mm)

20-lead $4 \times 4$ mm QFN


TDP VIEW



Figure 15. Marking Specifications


YYWW = Date Code
ZZZZZ = Last five digits of PSC Lot Number

Figure 15. Tape and Reel Drawing


Table 7. Ordering Information

| Order Code | Part Marking | Description | Package | Shipping Method |
| :---: | :---: | :---: | :---: | :---: |
| PE4256MLIAA-Z | 4256 | PE4256-20QFN $4 \times 4 \mathrm{~mm}-3000$ | Green 20-lead $4 \times 4 \mathrm{~mm}$ QFN, NiPdAu Lead Finish | 3000 units $/$ T\&R |
| EK4256-01 | PE4256-EK | PE4256-20QFN $4 \times 4 \mathrm{~mm}$-EK | Evaluation Kit | $1 /$ Box |

## Sales Contact and Information

For sales and contact information please visit www.psemi.com.


No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.
The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Switch ICs category:
Click to view products by pSemi manufacturer:
Other Similar products are found below :
MASW-008853-TR3000 BGS13SN8E6327XTSA1 BGSX210MA18E6327XTSA1 SKY13446-374LF SW-227-PIN CG2185X2 CG2415M6 MA4SW410 MA4SW410B-1 MASW-002102-13580G MASW-008543-001SMB MASW-008955-TR3000 TGS4307 BGS 12PL6 E6327 BGS1414MN20E6327XTSA1 BGS1515MN20E6327XTSA1 BGSA11GN10E6327XTSA1 BGSX28MA18E6327XTSA1 HMC199AMS8 HMC986A SKY13374-397LF SKY13453-385LF CG2430X1-C2 CG2415M6-C2 HMC986A-SX SW-314-PIN UPG2162T5N-E2-A SKY13416-485LF MASWSS0204TR-3000 MASWSS0201TR MASWSS0181TR-3000 MASW-007588-TR3000 MASW-004103-13655P MASW-003102-13590G MASWSS0202TR-3000 MA4SW310B-1 MA4SW110 SW-313-PIN CG2430X1 SKY13321-360LF SKY13405490LF BGSF 18DM20 E6327 MMS008PP3 BGS13PN10E6327XTSA1 SKY13319-374LF BGS14PN10E6327XTSA1 SKY12213-478LF SKY13404-466LF MASW-011060-TR0500 SKYA21024

