

DATASHEET

Description


The 2304NZL is a high-performance, low skew, low jitter 1:4 LVCMOS clock buffer. The 2304NZL is ideal for PCI/PCI-X or networking applications.

The 2304NZL supports a synchronous glitch-free Output Enable function to eliminate any potential intermediate incorrect output clock cycles when enabling or disabling outputs.

Features

- Low input to output propagation delay (1.8ns, 3.3V)
- Low output skew: 40ps max
- Glitch-free Output Enable Function
- 1.8V to 3.3V power supply
- Packaged in small 8-pin 2mm x 2mm DFN package, as well as standard TSSOP and SOIC packages
- Industrial temperature range (-40°C to +85°C)


Block Diagram



1



Pin Assignment



Functionality Table

Inp	Inputs			
CLK_IN	CLK_IN OE			
0	0	Low		
0	1	0		
1	0	Low		
1	1	1		

Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	CLK_IN	Input	Clock input.
2	OE	Input	Output Enable for the clock outputs. Outputs are enabled when forced HIGH. Outputs are forced to logic LOW when OE is forced LOW.
3	CLK0	Output	Clock output 0.
4	GND	Power	Power supply ground.
5	CLK1	Output	Clock output 1.
6	VDD	Power	Connect +1.8V, +2.5V or +3.3V power supply.
7	CLK2	Output	Clock output 2.
8	CLK3	Output	Clock output 3.

External Components

A minimum number of external components are required for proper operation. A decoupling capacitor of $0.01\mu F$ should be connected between VDD on pin 6 and GND on pin 4, as close to the device as possible. A termination resistor should be used on each clock output if the trace is longer than 1 inch. See the Test Loads section for recommended values.

To achieve the low output skew that the 2304NZL is capable of, careful attention must be paid to board layout. Essentially, all four outputs must have identical terminations, identical loads and identical trace geometries. If they do not, the output skew will be degraded.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 2304NZL. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Symbol	Conditions	Min.	Тур.	Max.	Units
Supply Voltage	VDD	Power supply			4.6	V
Output Enable and All Outputs	VIO	With respect to GND	-0.5		VDD+0.5	V
ICLK	VIN	Input Voltage	-0.5		4.6	V
Ambient Operating Temperature	TAMB	Industrial Temperature	-40		85	°C
Storage Temperature	TSTORE	Storage Temperature	-65		150	°C
Junction Temperature	TJ	Junction Temperature			125	°C
Soldering Temperature	TSOLDER	Soldering Temperature			260	°C
ESD	ESD	Human Body Model	2000			V

Recommended Operation Conditions

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Temperature	TAMB	Ambient	-40	25	85	°C
Power Supply Voltage	VDD	With respect to GND	1.7		3.465	٧



DC Electrical Characteristics

VDD=1.8 V ±5%, Ambient temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		1.71	1.8	1.89	V
Input High Voltage(CLK_IN, OE)	VIH	Note 1	0.8xVDD		3.45	V
Input Low Voltage(CLK_IN, OE)	VIL	Note 1			0.2xVDD	V
Output High Voltage	VOH	IOH = -2 mA	0.9xVDD			V
Output Low Voltage	VOL	IOH = 2 mA			0.1xVDD	V
Operating Supply Current	IDD	No load, 50MHz		8		mA
Nominal Output Impedance	ZO			20		Ω
Input Capacitance	CIN	CLK_IN, OE pin		5		pF

Notes: 1. Nominal switching threshold is VDD/2.

VDD=2.5 V ±5%, Ambient temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		2.375	2.5	2.625	V
Input High Voltage(CLK_IN, OE)	VIH	Note 1	0.8xVDD		3.45	V
Input Low Voltage(CLK_IN, OE)	VIL	Note 1			0.2xVDD	V
Output High Voltage	VOH	IOH = -2 mA	0.9xVDD			V
Output Low Voltage	VOL	IOH = 2 mA			0.1xVDD	V
Operating Supply Current	IDD	No load, 50MHz		10		mA
Nominal Output Impedance	ZO			21		Ω
Input Capacitance	CIN	CLK_IN, OE pin		5		pF

Notes: 1. Nominal switching threshold is VDD/2.

VDD=3.3 V ±5%, Ambient temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.135	3.3	3.465	V
Input High Voltage(CLK_IN, OE)	VIH	Note 1	0.8xVDD		3.45	V
Input Low Voltage(CLK_IN, OE)	VIL	Note 1			0.2xVDD	V
Output High Voltage	VOH	IOH = -2 mA	0.9xVDD			V
Output Low Voltage	VOL	IOH = 2 mA			0.1xVDD	V
Operating Supply Current	IDD	No load, 50MHz		12		mA
Nominal Output Impedance	ZO			25		Ω
Input Capacitance	CIN	CLK_IN, OE pin		5		pF

Notes: 1. Nominal switching threshold is VDD/2.



AC Electrical Characteristics

VDD=1.8V ±5%, Ambient Temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency	Fin		0		170	MHz
Output Rise Time	tOR	20% to 80% of VDD, CL=5 pF	0.7	1.1	1.5	ns
Output Fall Time	tOF	80% to 20% of VDD, CL=5 pF	0.7	1.1	1.5	ns
Propagation Delay	Note 1		2.2	2.5	3.2	ns
Additive Phase Jitter, RMS		125MHz		100		fs
Duty Cycle		50% input duty cycle	45		55	%
Output to Output Skew	Note 2	Rising edges at VDD/2		15	40	ps
Device to Device Skew		Rising edges at VDD/2			500	ps

VDD=2.5V ±5%, Ambient Temperature -40° to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency	Fin		0		200	MHz
Output Rise Time	tOR	20% to 80% of VDD, CL=5 pF	0.6	1	1.5	ns
Output Fall Time	tOF	80% to 20% of VDD, CL=5 pF	0.6	1	1.5	ns
Propagation Delay	Note 1		1.4	1.9	2.4	ns
Additive Phase Jitter, RMS		125MHz		50		fs
Duty Cycle		50% input duty cycle	45		55	%
Output to Output Skew	Note 2	Rising edges at VDD/2		15	40	ps
Device to Device Skew		Rising edges at VDD/2			500	ps

VDD=3.3 V ±5%, Ambient Temperature -40° to +85°C, unless stated otherwise


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency	Fin		0		200	MHz
Output Rise Time	tOR	20% to 80% of VDD, CL=5 pF	0.5	1	1.5	ns
Output Fall Time	tOF	80% to 20% of VDD, CL=5 pF	0.5	1	1.5	ns
Propagation Delay	Note 1		1.1	1.7	2.1	ns
Additive Phase Jitter, RMS		125MHz		30		fs
Duty Cycle		50% input duty cycle	45		55	%
Output to Output Skew	Note 2	Rising edges at VDD/2		15	40	ps
Device to Device Skew		Rising edges at VDD/2			500	ps

1. With rail to rail input clock.

Between any 2 outputs with equal loading.
 Phase noise spec taken with Wenzel oscillator as reference input.



Test Load and Circuit



VDD	Rs (Ω)
1.8V	25
2.5V	29
3.3V	30

Thermal Characteristics (8DFN)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to Ambient	$\theta_{\sf JA}$	Still air		81		°C/W
	$\theta_{\sf JA}$	1 m/s air flow		73		°C/W
	$\theta_{\sf JA}$	3 m/s air flow		70		°C/W
Thermal Resistance Junction to Case	$\theta_{\sf JC}$			10.6		°C/W

Thermal Characteristics (8TSSOP)


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to Ambient	θ_{JA}	Still air		110		°C/W
	θ_{JA}	1 m/s air flow		100		°C/W
	θ_{JA}	3 m/s air flow		80		°C/W
Thermal Resistance Junction to Case	θ_{JC}			35		°C/W

Thermal Characteristics (8SOIC)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to Ambient	θ_{JA}	Still air		110		°C/W
	θ_{JA}	1 m/s air flow		100		°C/W
	θ_{JA}	3 m/s air flow		80		°C/W
Thermal Resistance Junction to Case	θ_{JC}			35		°C/W




Package Outline and Dimensions (NTG8). Use EPAD P1 and LEAD Z1 options






Package Outline and Dimensions (NTG8), cont.





Package Outline and Dimensions (PGG8)





Package Outline and Dimensions (PGG8), cont.

LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP

 \triangleright

dimension et does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed .25 mm per side

detail of Pin 1 identifier is optional but must be located within the zone indicated

DIMENSION E TO BE DETERMINED AT SEATING PLANE

-A- AND

B TO BE DETERMINED AT DATUM PLANE _H_

ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994

DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE -H-

DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE

NOTES:

11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-153, VARIATION AA, AB-1, AB, AC, AD & AE

_																
	z	bbb	aaa	5	Б	Ф	E	Е	0	₽	A	Α		ı₩3	:≺v	
		-	_	.19	.19		4.30		2.90	.80	.05	-	Š		JEDE	
	∞	1	-	.22	-	.65 BSC	4.40	6.40 BSC	3.00	1.00	-	-	NOM	≵	JEDEC VARIATION	PG/PGG8
		.10	.10	.25	.30		4.50		3.10	1.05	.15	1.20	MAX		NO	'GG8
							4,6	3	4,5				т	 -	z	
		ı	ı	.19	.19		4.30		4.90	.80	.05	ı	N.		JEDI	
	14	ı	1	.22	ı	.65 BSC	4.40	6.40 BSC	5.00	1.00	ı	ı	NOM	AB-1	JEDEC VARIATION	PG/F
		.10	.10	.25	.30	,	4.50	С	5.10	1.05	.15	1.20	MAX		TION	PG/PGG14
							4,6	3	4,5				m		z	
		1	1	.19	.19		4.30		4.90	.80	.05	ı	MZ		JEDE	
	16	1	1	.22	ı	.65 BSC	4.40	6.40 BSC	5.00	1.00	ı	ı	NOM	æ	JEDEC VARIATION	PG/P
		.10	.10	.25	.30	,,,	4.50	С	5.10	1.05	.15	1.20	MAX		TION	PG/PGG16
							4,6	3	4,5				m	⊣ □	z	
		1	1	.19	.19		4.30		6.40	.80	.05	ı	M		JEDE	
	20	1	1	.22	ı	.65 BSC	4.40	6.40 BSC	6.50	1.00	1	-	NOM	Ą	JEDEC VARIATION	PG/P
		.10	.10	.25	.30		4.50	С	6.60	1.05	.15	1.20	MAX		TON	PG/PGG20
							4,6	3	4,5				m	 -	z	
		1	1	.19	.19		4.30		7.70	.80	.05	1	<u>K</u>		JEDE	
	24	-	-	.22	1	.65 BSC	4.40	6.40 BSC	7.80	1.00	-	-	NOM	Ab	JEDEC VARIATION	PG/PGG24
		.10	.10	.25	.30		4.50		7.90	1.05	.15	1.20	MAX		NOI	GG24
							4,6	3	4,5				m	⊣ □	z	
		1	1	.19	.19		4.30	_	9.60	.80	.05	ı	MN.		JEDE	
	28	1	1	.22	ı	.65 BSC	4.40	6.40 BSC	9.70	1.00	ı	1	NOM	Æ	JEDEC VARIATION	PG/PGG28
		.10	.10	.25	.30		4.50		9.80	1.05	.15	1.20	MAX		NOI	GG28
	_															

4,5 4,6


RAC	3/8/13	ADDED PACKAGE CODE	90
⊒	10/14/04	ADD "GREEN" PGG NOMENCLATURE	9
	5/23/01	ADDED TOPMARK TO TITLE	04
.T. ∀J	07/10/99	ADD 8 LD	03
T. WJ	08/25/98	. ADD 14 & 16 LD	02
APPROVED	DATE	V DESCRIPTION	REV
		KEVISIONS	

			B	N H	ROVALS	∓ "	<u>*</u>	RANCES SS SPECIFIED
				N <i>3</i> 98 01/15/96	DATE		ANGULAR	#IED
DO NO	ဂ	SIZE	4.		ᆵ	1	4	
DO NOT SCALE DRAWING	PSC-4056	DRAWING No.	4.4 mm BODY WIDTH TSSOP .65 mm PITCH	(PG OR PA TOPMARK CODE	PG/PGG PACKAGE OUTLINE	www.IDT.com		
SHEET	4056		TSS0P .65 mm	RK CODE)	OUTLINE	FAX: (408) 492-8674	PHONE: (408) 727-6116	2975 Stender Way
SHEET 2 OF 3	06	REV	PITCH			8674	7-6116	ay l

DECH NAME OF THE PROPERTY OF T




Package Outline and Dimensions (PGG8), cont.






Package Outline and Dimensions (DCG8)






Package Outline and Dimensions (DCG8), cont.





Marking Diagrams



Notes:

- 1. "**" is the lot number (DFN only).
- 2. "YYWW" or "YWW" or "YW" is the digits of the year and week that the part was assembled.
- 3. "\$" is the mark code.
- 4 "G" denotes RoHS compliant package.
- 5. "I" denotes industrial temperature range.
- 6. Bottom markings: lot number and country of origin for TSSOP; lot number for SOIC.

Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
2304NZLDCGI	Tubes	8-pin SOIC	-40 to +85°
2304NZLDCGI8	Tape and Reel	8-pin SOIC	-40 to +85°
2304NZLPGGI	Tubes	8-pin TSSOP	-40 to +85°
2304NZLPGGI8	Tape and Reel	8-pin TSSOP	-40 to +85°
2304NZLNTGI	Tubes	8-pin DFN	-40 to +85°
2304NZLNTGI8	Tape and Reel	8-pin DFN	-40 to +85°

[&]quot;G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

Revision History

Rev.	Date	Originator	Description of Change
Α	06/21/16	H.G.	Added marking diagrams. Moved to final.
В	01/31/17	Y.G.	 Updates to operating supply current and output impedance values in DC electrical tables. Added Rs values to test loads.



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775

www.IDT.com/go/sales

Tech Support

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2017 Integrated Device Technology, Inc.. All rights reserved.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G
ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T
NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX
ZL40226LDG1 ZL40219LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R MC10LVEP11DG
MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB3N2304NZDTR2G
NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1
NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK854BCPZ ADCLK905BCPZ-R2
ADCLK905BCPZ-R7