## FEATURES:

- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 700ps (max.)
- Low duty cycle distortion < 1ns (max.)
- Low CMOS power levels
- TTL compatible inputs and outputs
- Rail-to-rail output voltage swing
- High drive: -24mA Іон, +64mA loL
- Two independent output banks with 3-state control
- 1:5 fanout per bank
- "Heartbeat" monitor output
- Available in SSOP and SOIC packages


## DESCRIPTION:

The FCT806 is an inverting buffer/clock driver built using advanced dual metal CMOS technology. Each bank consists of two banks of drivers. Each bank drives five output buffers from a standard TTL compatible input. These devices feature a "heart-beat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document.

The FCT806 offers low capacitance inputs and hysteresis. Rail-to-rail output swing improves noise margin and allows easy interface with CMOS inputs.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



NOTE:

1. Pin 8 is not internally connected on devices with a "K" prefix in the date code. On older devices, pin 8 is internally connected to GND. To insure compatibility with all products, pin 8 should be connected to GND at the board level.

## ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
| :---: | :--- | :---: | :---: |
| Vterm $^{(2)}$ | Terminal Voltagewith Respectto GND | -0.5 to +7 | V |
| Vterm ${ }^{(3)}$ | Terminal Voltage with Respectto GND | -0.5 to $\mathrm{VcC}+0.5$ | V |
| TstG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Iout | DCOutputCurrent | $-60 \mathrm{to}+120$ | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Input and Vcc terminals.
3. Output and I/O terminals.

CAPACITANCE $\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| CIN | InputCapacitance | VIN $=0 \mathrm{~V}$ | 4.5 | 6 | pF |
| Cout | OutputCapacitance | Vout $=0 \mathrm{~V}$ | 5.5 | 8 | pF |

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| OEA, OEb | 3-State OutputEnable Inputs (ActiveLOW) |
| INA, INB | Clock Inputs |
| OAn, OBn | ClockOutputs |
| MON | MonitorOutput |

FUNCTION TABLE (1)

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| ОEA, ОЕв | $\mathrm{INA}_{\mathrm{A}, \mathrm{INB}}$ | OAn, OBn | MON |
| L | L | H | H |
| L | H | L | L |
| $H$ | L | Z | H |
| $H$ | $H$ | Z | L |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$

L = LOW
Z = High-Impedance

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLc $=0.2 \mathrm{~V} ; \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$
Commercial: $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | TestConditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2 | - | - | V |
| VIL | InputLOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IIH | Input HIGH Current | Vcc = Max. | V I $=\mathrm{Vcc}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| IIL | InputLOW Current | Vcc = Max. | $\mathrm{V}_{1}=$ GND | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| IozH | OffState (Hi-Z) Output Current | Vcc $=$ Max. | Vo = Vcc | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Iozl |  |  | Vo = GND | - | - | $\pm 1$ |  |
| VIK | Clamp Diode Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{IIN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| Ios | ShortCircuitCurrent | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{Vo}=\mathrm{GND}^{(3)}$ |  | -60 | -120 | - | mA |
| VoH | Output HIGH Voltage | Vcc $=3 \mathrm{~V}, \mathrm{VIN}=$ VLC or VHC | $\mathrm{IOH}=-32 \mu \mathrm{~A}$ | VHC | Vcc | - | V |
|  |  | $\begin{aligned} & \text { VCC = Min. } \\ & \text { VIN = VIH or VIL } \end{aligned}$ | $\mathrm{IOH}=-300 \mu \mathrm{~A}$ | VHC | Vcc | - |  |
|  |  |  | ІОн $=-15 \mathrm{~mA}$ | 3.6 | 4.3 | - |  |
|  |  |  | $\mathrm{IOH}=-24 \mathrm{~mA}$ | 2.4 | 3.8 | - |  |
| Vol | OutputLOW Voltage | $\mathrm{Vcc}=3 \mathrm{~V}, \mathrm{VIN}=\mathrm{VLC}$ or VHC | $\mathrm{lOL}=300 \mu \mathrm{~A}$ | - | GND | VLC | V |
|  |  | $\begin{aligned} & \text { VCC = Min. } \\ & \text { VIN = VIH or VIL } \end{aligned}$ | $1 \mathrm{LL}=300 \mathrm{~mA}$ | - | GND | VLC |  |
|  |  |  | $\mathrm{loL}=64 \mathrm{~mA}$ | - | 0.3 | 0.55 |  |
| VH | Input Hysteresis for all inputs | - |  | - | 200 | - | mV |
| ICC | Quiescent Power Supply Current | Vcc = Max., VIN = GND or Vcc |  | - | 5 | 500 | $\mu \mathrm{A}$ |

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

## POWER SUPPLY CHARACTERISTICS

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol \& Parameter \& \multicolumn{2}{|r|}{TestConditions \({ }^{(1)}\)} \& Min. \& Typ. \({ }^{(2)}\) \& Max. \& Unit \\
\hline \(\Delta \mathrm{lcc}\) \& Quiescent Power Supply Current TTL Inputs HIGH \& \multicolumn{2}{|l|}{\[
\begin{aligned}
\& \text { VCC }=\mathrm{Max} . \\
\& \mathrm{VIN}=3.4 \mathrm{~V}^{(3)}
\end{aligned}
\]} \& - \& 1 \& 2.5 \& mA \\
\hline ICCD \& Dynamic Power Supply Current \({ }^{(4)}\) \& \begin{tabular}{l}
Vcc = Max. \\
Outputs Open
\[
O E A=O E B=G N D
\] \\
50\% Duty Cycle
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{VIN}=\mathrm{VcC} \\
\& \mathrm{VIN}=\mathrm{GND}
\end{aligned}
\] \& - \& 0.15 \& 0.2 \& mA/MHz \\
\hline \multirow[t]{2}{*}{Ic} \& \multirow[t]{2}{*}{Total Power Supply Current \({ }^{(6)}\)} \& \begin{tabular}{l}
Vcc = Max. \\
Outputs Open \\
fo \(=10 \mathrm{MHz}\) \\
50\% Duty Cycle \\
\(\mathrm{OEA}=\mathrm{OEB}=\mathrm{VCC}\) \\
Mon. OutputToggling
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{VIN}=\mathrm{VcC} \\
\& \mathrm{VIN}=\mathrm{GND} \\
\& \hline \mathrm{VIN}=3.4 \mathrm{~V} \\
\& \mathrm{VIN}=\mathrm{GND}
\end{aligned}
\] \& -

- \& 1.5

2 \& 2.5

3.8 \& \multirow[b]{2}{*}{mA} <br>

\hline \& \& | Vcc = Max. |
| :--- |
| Outputs Open $\mathrm{fo}=2.5 \mathrm{MHz}$ |
| 50\% Duty Cycle $O E A=O E B=G N D$ |
| Eleven Outputs Toggling | \& \[

$$
\begin{aligned}
& \mathrm{VIN}=\mathrm{VCC} \\
& \mathrm{VIN}=\mathrm{GND} \\
& \hline \mathrm{VIN}=3.4 \mathrm{~V} \\
& \mathrm{VIN}=\mathrm{GND}
\end{aligned}
$$
\] \& - \& 4.1

5.1 \& $6^{(5)}$
$8.5{ }^{(5)}$ \& <br>
\hline
\end{tabular}

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( V IN $=3.4 \mathrm{~V}$ ); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the Ic formula. These limits are guaranteed but not tested.
6. Ic = IQUIESCENT + IINPUTS + IDYNAMIC
$\mathrm{IC}=\mathrm{ICC}+\triangle \mathrm{ICCD} \mathrm{DHNT}+\mathrm{ICCD}$ (foNo)
Icc = Quiescent Current (ICCL, ICCH and Iccz)
$\Delta \mathrm{Icc}=$ Power Supply Current for a TTL High Input (VIN $=3.4 \mathrm{~V}$ )
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fo = Output Frequency
No = Number of Outputs at fo
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE(1)

| Symbol | Parameter | Conditions ${ }^{(2)}$ | FCT806 |  | FCT806A |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| tPLH | PropagationDelay | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 5.6 | 1.5 | 5.3 | ns |
| tPHL | INA to OAn, INB to OBn |  |  |  |  |  |  |
| $\mathbb{R}$ | OutputRise Time |  | - | 1.5 | - | 1.5 | ns |
| tF | Output Fall Time |  | - | 1.5 | - | 1.5 | ns |
| tsk(0) | Output skew: skew between outputs of all banks of same package (inputstiedtogether) |  | - | 0.7 | - | 0.7 | ns |
| tSk(P) | Pulse skew: skew between opposite transitions of same output(\|tPHL--tPLH|) |  | - | 1 | - | 1 | ns |
| tSk(PP) | Part-to-partskew: skew between outputs of different packages at same power supply voltage, temperature, packagetype and speed grade |  | - | 1.5 | - | 1.5 | ns |
| $\begin{aligned} & \text { tPZL } \\ & \text { tPZH } \end{aligned}$ | OutputEnable Time OEA to OAn, OEB to OBn |  | 1.5 | 8 | 1.5 | 8 | ns |
| $\begin{aligned} & \text { tPLZ } \\ & \text { tPHZ } \end{aligned}$ | OutputDisable Time OEA to OAn, OEB to OBn |  | 1.5 | 7 | 1.5 | 7 | ns |

## NOTES:

1. Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature and process parameters. These propagation delay limits do not imply skew.
2. See test circuits and waveforms.

## TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs


Pulse Skew - tsK(P)


## Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz}$; tF $\leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$

## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Disable LOW |  |
| Enable LOW | Closed |
| Disable HIGH <br> Enable HIGH | GND |

DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

$\mathrm{tSK}(\mathrm{o})=|\mathrm{tPLH} 2-\mathrm{tPLH} 1|$ or $|\mathrm{tPHL2}-\mathrm{tPHL} 1|$
Output Skew

$\mathrm{tSK}(\mathrm{pp})=|\mathrm{tPLH} 2-\mathrm{tPLH} 1|$ or $\mid \mathrm{tPHL2}$ - tPHL1 $\mid$

Part-to-Part Skew - tSK(PP)

NOTE:

1. Package 1 and Package 2 are same device type and speed grade.

ORDERINGINFORMATION


## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Drivers \& Distribution category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
8501BYLF P9090-0NLGI8 854110AKILF 83210AYLF NB6VQ572MMNG HMC6832ALP5LETR RS232-S5 6ES7390-1AF30-0AA0 CDCVF2505IDRQ1 LV5609LP-E NB7L572MNR4G SY100EP33VKG ISPPAC-CLK5520V-01T100C 6EP1332-1SH71 6ES7231-4HD320XB0 AD246JN AD246JY AD9510BCPZ AD9510BCPZ-REEL7 AD9511BCPZ AD9511BCPZ-REEL7 AD9512BCPZ AD9512UCPZ-EP AD9513BCPZ AD9514BCPZ AD9514BCPZ-REEL7 AD9515BCPZ AD9515BCPZ-REEL7 AD9572ACPZLVD AD9572ACPZPEC AD9513BCPZ-REEL7 ADCLK950BCPZ-REEL7 ADCLK950BCPZ AD9553BCPZ HMC940LC4B HMC6832ALP5LE CSPUA877ABVG8 9P936AFLFT 49FCT3805ASOG 49FCT3805DQGI 49FCT3805EQGI 49FCT805CTQG 74FCT3807EQGI 74FCT388915TEPYG 853S013AMILF 853S058AGILF 8SLVD1208-33NBGI 8V79S680NLGI ISPPAC-CLK5312S-01TN48I ISPPAC-CLK5520V-01TN100I

