LOCO ${ }^{\text {TM }}$ PLL CLOCK MULTIPLIER

## Description

The ICS511 LOCO $^{\text {TM }}$ is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands for Low Cost Oscillator, as it is designed to replace crystal oscillators in most electronic systems. Using Phase-Locked Loop (PLL) techniques, the device uses a standard fundamental mode, inexpensive crystal to produce output clocks up to 200 MHz.
Stored in the chip's ROM is the ability to generate nine different multiplication factors, allowing one chip to output many common frequencies (see table on page 2).

The device also has an output enable pin which tri-states the clock output when the OE pin is taken low.
This product is intended for clock generation. It has low output jitter (variation in the output period), but input to output skew and jitter are not defined nor guaranteed. For applications which require defined input to output skew, use the ICS570B.

## Features

- Packaged as 8-pin SOIC or die
- Pb (lead) free package
- Upgrade of popular ICS501 with:
- changed multiplier table
- faster operating frequencies
- output duty cycle at VDD/2
- Zero ppm multiplication error
- Input crystal frequency of 5-27 MHz
- Input clock frequency of $2-50 \mathrm{MHz}$
- Output clock frequencies up to 200 MHz
- Extremely low jitter of 25 ps (one sigma)
- Compatible with all popular CPUs
- Duty cycle of $45 / 55$ up to 200 MHz
- Mask option for nine selectable frequencies
- Operating voltage of 3.3 V or 5 V
- Tri-state output for board level testing
- Industrial temperature version available
- Advanced, low power CMOS process


## Block Diagram



## Pin Assignment



Clock Output Table

| S1 | S0 | CLK |
| :---: | :---: | :---: |
| 0 | 0 | 4 X input |
| 0 | M | 5.333 X input |
| 0 | 1 | 5 X input |
| M | 0 | 2.5 X input |
| M | M | 2 X input |
| M | 1 | 3.333 X input |
| 1 | 0 | 6 X input |
| 1 | M | 3 X input |
| 1 | 1 | 8 X input |

$0=$ connect directly to ground
1 = connect directly to VDD
$M$ = leave unconnected (floating)

## Common Output Frequency Examples (MHz)

| Output | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{3 0}$ | $\mathbf{3 2}$ | $\mathbf{3 3 . 3 3}$ | $\mathbf{3 7 . 5}$ | $\mathbf{4 0}$ | $\mathbf{4 8}$ | $\mathbf{5 0}$ | $\mathbf{6 0}$ | $\mathbf{6 4}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | 10 | 12 | 10 | 16 | 16.66 | 15 | 10 | 12 | 20 | 10 | 16 |
| Selection (S1, S0) | $\mathrm{M}, \mathrm{M}$ | $\mathrm{M}, \mathrm{M}$ | $1, \mathrm{M}$ | $\mathrm{M}, \mathrm{M}$ | $\mathrm{M}, \mathrm{M}$ | $\mathrm{M}, 0$ | 0,0 | 0,0 | $\mathrm{M}, 0$ | 1,0 | 0,0 |
|  |  |  |  |  |  |  |  |  |  |  |  |
| Output | $\mathbf{6 6 . 6 6}$ | $\mathbf{7 2}$ | $\mathbf{7 5}$ | $\mathbf{8 0}$ | $\mathbf{8 3 . 3 3}$ | $\mathbf{9 0}$ | $\mathbf{1 0 0}$ | $\mathbf{1 2 0}$ | $\mathbf{1 2 5}$ | $\mathbf{1 3 3 . 3}$ | $\mathbf{1 5 0}$ |
| Input | 20 | 12 | 25 | 10 | 25 | 15 | 20 | 15 | 25 | 25 | 25 |
| Selection (S1, S0) | $\mathrm{M}, 1$ | 1,0 | $1, \mathrm{M}$ | 1,1 | $\mathrm{M}, 1$ | 1,0 | 0,1 | 1,1 | 0,1 | $0, \mathrm{M}$ | 1,0 |

## Pin Descriptions

| Pin <br> Number | Pin <br> Name | Pin <br> Type | Pin Description |
| :---: | :---: | :---: | :--- |
| 1 | XI/ICLK | Input | Crystal connection or clock input. |
| 2 | VDD | Power | Connect to +3.3 V or +5 V. |
| 3 | GND | Power | Connect to ground. |
| 4 | S1 | Tri-level linput | Select 1 for output clock. Connect to GND or VDD or float. |
| 5 | CLK | Output | Clock output per table above. |


| Pin <br> Number | Pin <br> Name | Pin <br> Type | Pin Description |
| :---: | :---: | :---: | :--- |
| 6 | S0 | Tri-level Input | Select O for output clock. Connect to GND or VDD or float. |
| 7 | OE | Input | Output enable. Tri-states CLK output when low. Internal pull-up <br> resistor. |
| 8 | X2 | Output | Crystal connection. Leave unconnected for clock input. |

## External Components

## Decoupling Capacitor

As with any high-performance mixed-signal IC, the ICS511 must be isolated from system power supply noise to perform optimally.

A decoupling capacitor of $0.01 \mu \mathrm{~F}$ must be connected between VDD and the GND. It must be connected close to the ICS511 to minimize lead inductance. No external power supply filtering is required for the ICS511.

## Series Termination Resistor

A $33 \Omega$ terminating resistor can be used next to the CLK pin for trace lengths over one inch.

## Crystal Load Capacitors

The total on-chip capacitance is approximately 12 pF . A parallel resonant, fundamental mode crystal should be used. The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the
stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors, if needed, must be connected from each of the pins X1 and X 2 to ground.

The value (in pF) of these crystal caps should equal ( $\mathrm{C}_{\mathrm{L}}$ $-12 \mathrm{pF})^{*} 2$. In this equation, $\mathrm{C}_{\mathrm{L}}=$ crystal load capacitance in pF. Example: For a crystal with a 16 pF load capacitance, each crystal capacitor would be 8 pF $[(16-12) \times 2]=8$.

## Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS511. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, VDD | 7 V |
| All Inputs and Outputs | -0.5 V to $\mathrm{VDD}+0.5 \mathrm{~V}$ |
| Ambient Operating Temperature (Commercial grade) | 0 to $+70^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature (Industrial grade) | -40 to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 to $+150^{\circ} \mathrm{C}$ |
| Soldering Temperature | $260^{\circ} \mathrm{C}$ |

## Recommended Operation Conditions

| Parameter | Min. | Typ. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| Ambient Operating Temperature | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Power Supply Voltage (measured in respect to GND) | +3.135 |  | +5.25 | V |

## DC Electrical Characteristics

VDD $=3.3 \mathrm{~V} \pm 5 \%$, Ambient temperature -40 to $+85^{\circ} \mathrm{C}$, unless stated otherwise

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Operating Voltage | VDD |  | 3.135 |  | 3.465 | V |
| Input High Voltage, ICLK only | $\mathrm{V}_{\mathrm{IH}}$ | ICLK (pin 1) | (VDD/2)+0.7 |  |  | V |
| Input Low Voltage, ICLK only | $\mathrm{V}_{\mathrm{IL}}$ | ICLK (pin 1) |  |  | (VDD/2)-0.7 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | OE (pin 7) | 2.0 |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ | OE (pin 7) |  |  | 0.8 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{SO}, \mathrm{S} 1$ | $\mathrm{VDD-0.5}$ |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{S0}, \mathrm{~S} 1$ |  |  | 0.5 | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-25 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=25 \mathrm{~mA}$ |  |  | 0.4 | V |
| IDD Operating Supply Current, <br> 20 MHz crystal |  | No load, 100M |  | 8 |  | mA |
| Short Circuit Current |  | CLK output |  | $\pm 70$ |  | mA |
| On-Chip Pull-up Resistor |  | Pin 7 |  | 270 |  | $\mathrm{k} \Omega$ |
| Input Capacitance, S1, S0, and OE |  | Pins 4, 6, 7 |  | 4 |  | pF |
| Nominal Output Impedance |  |  | 20 |  | $\Omega$ |  |

## AC Electrical Characteristics

VDD $=3.3 \mathrm{~V} \pm 5 \%$, Ambient Temperature -40 to $+85^{\circ} \mathrm{C}$, unless stated otherwise

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Input Frequency, crystal input | $\mathrm{F}_{\mathrm{IN}}$ |  | 5 |  | 27 | MHz |
| Input Frequency, clock input | $\mathrm{F}_{\text {IN }}$ |  | 2 |  | 50 | MHz |
| Output Frequency | $\mathrm{F}_{\text {OUT }}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 |  | 160 | MHz |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 |  | 145 | MHz |
| Output Clock Rise Time | $\mathrm{t}_{\mathrm{OR}}$ | 0.8 to 2.0 V, Note 1 |  | 1 | 1.5 | ns |
| Output Clock Fall Time | $\mathrm{t}_{\mathrm{OF}}$ | 2.0 to 8.0 V, Note 1 |  | 1 | 1.5 | ns |
| Output Clock Duty Cycle | $\mathrm{t}_{\mathrm{OD}}$ | 1.5 V , up to 160 MHz | 45 | $49-51$ | 55 | $\%$ |
| PLL Bandwidth |  |  | 10 |  |  | kHz |
| Output Enable Time, OE high to <br> output on |  |  |  | 50 |  | ns |
| Output Disable Time, OE low to <br> tri-state |  |  |  | 50 |  | ns |
| Absolute Clock Period Jitter | $\mathrm{t}_{\mathrm{ja}}$ | Deviation from mean |  | $\pm 70$ |  | ps |
| One Sigma Clock Period Jitter | $\mathrm{t}_{\mathrm{js}}$ |  |  | 25 |  | ps |

Note 1: Measured with 15 pF load.

## DC Electrical Characteristics

VDD $=5.0 \mathrm{~V} \pm 5 \%$, Ambient temperature -40 to $+85^{\circ} \mathrm{C}$, unless stated otherwise

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | VDD |  | 4.75 |  | 5.25 | V |
| Input High Voltage, ICLK only | $\mathrm{V}_{\mathrm{IH}}$ | $\operatorname{ICLK}(\operatorname{pin} 1)$ | (VDD/2)+1 |  |  | V |
| Input Low Voltage, ICLK only | $\mathrm{V}_{\text {IL }}$ | ICLK (pin 1) |  |  | (VDD/2)-1 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | OE (pin 7) | 2.0 |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | OE (pin 7) |  |  | 0.8 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | S0, S1 | VDD-0.5 |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | S0, S1 |  |  | 0.5 | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-25 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=25 \mathrm{~mA}$ |  |  | 0.4 | V |
| IDD Operating Supply Current, 20 MHz crystal |  | No load, 100M |  | 9 |  | mA |
| Short Circuit Current |  | CLK output |  | $\pm 70$ |  | mA |
| On-Chip Pull-up Resistor |  | Pin 7 |  | 270 |  | $\mathrm{k} \Omega$ |
| Input Capacitance, S1, S0, and OE |  | Pins 4, 6, 7 |  | 4 |  | pF |
| Nominal Output Impedance |  |  |  | 20 |  | $\Omega$ |

## AC Electrical Characteristics

VDD $=5.0 \mathrm{~V} \pm 5 \%$, Ambient Temperature -40 to $+85^{\circ} \mathrm{C}$, unless stated otherwise

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Frequency, crystal input | $\mathrm{F}_{\text {IN }}$ |  | 5 |  | 27 | MHz |
| Input Frequency, clock input | $\mathrm{F}_{\text {IN }}$ |  | 2 |  | 50 | MHz |
| Output Frequency | $\mathrm{F}_{\text {OUT }}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 |  | 200 | MHz |
|  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 |  | 160 | MHz |
| Output Clock Rise Time | $\mathrm{t}_{\mathrm{OR}}$ | 0.8 to 2.0 V, Note 1 |  | 1 | 1.5 | ns |
| Output Clock Fall Time | $\mathrm{t}_{\mathrm{OF}}$ | 2.0 to 8.0 V, Note 1 |  | 1 | 1.5 | ns |
| Output Clock Duty Cycle | $\mathrm{t}_{\mathrm{OD}}$ | 1.5 V , up to 160 MHz | 45 | $49-51$ | 55 | $\%$ |
| PLL Bandwidth |  |  | 10 |  |  | kHz |
| Output Enable Time, OE high to <br> output on |  |  |  | 50 |  | ns |
| Output Disable Time, OE low to <br> tri-state |  |  |  | 50 |  | ns |
| Absolute Clock Period Jitter | $\mathrm{t}_{\mathrm{ja}}$ | Deviation from mean |  | $\pm 70$ |  | ps |
| One Sigma Clock Period Jitter | $\mathrm{t}_{\mathrm{js}}$ |  |  | 25 |  | ps |

Note 1: Measured with 15 pF load.

## Thermal Characteristics

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Thermal <br> Ambient | $\theta_{\mathrm{JA}}$ | Still air |  | 150 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta_{\mathrm{JA}}$ | $1 \mathrm{~m} / \mathrm{s}$ air flow |  | 140 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | $\theta_{\mathrm{JA}}$ | $3 \mathrm{~m} / \mathrm{s}$ air flow |  | 120 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Junction to Case | $\theta_{\mathrm{JC}}$ |  |  | 40 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Marking Diagram (industrial)



## Marking Diagram



Notes:

1. \#\#\#\#\#\# is the lot number.
2. YYWW is the last two digits of the year and week that the part was assembled.
3. "LF" denotes Pb (lead) free package.
4. "l" denotes industrial grade.

## Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Narrow Body)

Package dimensions are kept current with JEDEC Publication No. 95


## Ordering Information

| Part / Order Number | Marking | Shipping Packaging | Package | Temperature |
| :---: | :---: | :---: | :---: | :---: |
| 511 MLF | 511 MLF | Tubes | 8 -pin SOIC | 0 to $+70^{\circ} \mathrm{C}$ |
| 511 MLFT | 511 MLF | Tape and Reel | 8 -pin SOIC | 0 to $+70^{\circ} \mathrm{C}$ |
| 511 MILF | 511 MILF | Tubes | 8 -pin SOIC | -40 to $+85^{\circ} \mathrm{C}$ |
| 511 MILFT | 511 MILF | Tape and Reel | 8 -pin SOIC | -40 to $+85^{\circ} \mathrm{C}$ |
| $511-$ DWF | - | Die on uncut, probed wafers |  | 0 to $+70^{\circ} \mathrm{C}$ |
| $511-$ DPK | - | Tested die in waffle pack |  | 0 to $+70^{\circ} \mathrm{C}$ |

"LF" designates Pb (lead) free packaging.
While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

LOCOTM PLL CLOCK MULTIPLIER

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Generators \& Support Products category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
CV183-2TPAG 950810CGLF 9DBV0741AKILF 9VRS4420DKLF CY25404ZXI226 CY25422SXI-004 MPC9893AE NB3H515001MNTXG PL602-20-K52TC ICS557GI-03LF PI6LC48P0101LIE 82P33814ANLG 840021AGLF ZL30244LFG7 PI6LC48C21LE ZL30245LFG7 PI6LC48P0405LIE PI6LC48P03LE MAX24505EXG+ ZL30163GDG2 5L1503L-000NVGI8 ZL30156GGG2 ZL30673LFG7 MAX24188ETK2 ZL30152GGG2 5L1503-000NVGI8 PI6C557-01BZHIEX PI6LC48C21LIE CY2542QC002 5P35023-106NLGI 5X1503L-000NLGI8 ZL30121GGG2V2 ZL30282LDG1 ZL30102QDG1 ZL30159GGG2 DS1070K ZL30145GGG2 ZL30312GKG2 MAX24405EXG2 ZL30237GGG2 SY100EL34LZG 9FGV1002BQ506LTGI AD9518-4ABCPZ MX852BB0030 PI6LC4840ZHE AD9516-0BCPZ-REEL7 AD9574BCPZ-REEL7 PL602-21TC-R ZL30105QDG1 ZL30100QDG1

