Description

The 5L35021 is a member of the VersaClock 3S programmable clock generator family with 1.8V operation voltage, and is designed for industrial, consumer, and PCI Express applications. The device features a 3 PLL architecture design; each PLL is individually programmable and allowing up to 6 unique frequency outputs.

The 5L35021 has built-in features such as Proactive Power Saving (PPS), Performance-Power Balancing (PPB), Overshoot Reduction Technology (ORT) and extreme low power DCO. An internal OTP memory allows the user to store the configuration in the device without programming after power up, then program the 5L35021 again through the 1^2C interface.

The device has programmable VCO and PLL source selection, allowing power-performance optimization based on the application requirements.

Typical Applications

- Embedded computing devices
- Consumer application crystal replacements
- SmartDevice, Handheld, and Consumer applications

Key Specifications

- PCIe Gen1/2/3 compliant
- Typical 1.5ps rms jitter integer range: 12kHz–20MHz
- **·** Typical ultra-power-down current 50uA
- < 2μA RTC clock in Suspend Mode operation

Features

- Configurable OE pin function as OE, PD#, PPS or DFC control function
- Configurable PLL bandwidth; minimizes jitter peaking
- **PPS: Proactive Power Saving features save power during the** end device power down mode
- **PPB: Performance Power Balancing feature allows minimum** power consumption based on required performance
- DFC: Dynamic Frequency Control feature allows user to dynamically switch between and up to 4 different frequencies smoothly
- Spread spectrum clock to lower system EMI
- I^2C interface
- Suspend Mode, featuring RTC clock only when system goes into low-power operation modes

Output Features

- 2 DIFF outputs with configurable LPHSCL, LVCMOS output pairs: 1MHz–250MHz (125MHz with LVCMOS mode)
- 1 LVCMOS output: 1MHz–125MHz
- LVPECL, LVDS, CML and SSTL logic can be easily supported with the LP-HCSL outputs. See application note **AN-891** for alternate terminations
- **■** Maximum of 5 LVCMOS outputs as REF $+3 \times SE + 2 \times$ DIFF_T/C as LVCMOS
- Low-power 32.768kHz clock supported for SE1 output

Block Diagram

Pin Assignments

3 x 3 mm 20-QFN

Pin Descriptions

Table 1. Pin Descriptions

Table 1. Pin Descriptions (Cont.)

Detailed Block Diagram

Power Group

Table 2. Power Group

 1 V_{DDSE1} for non-32kHz outputs should be OFF when V_{DDA}/V_{DD18} turns OFF; V_{BAT} mode only supports 32.768kHz outputs from SE1.

Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 5L35021 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 3. Absolute Maximum Ratings

Recommended Operating Conditions

Table 4. Recommended Operating Conditions

Crystal Characteristics

Table 5. Crystal Characteristics

Electrical Characteristics

Supply voltage: all $V_{DD} \pm 5$ %, unless otherwise stated

Table 6. Electrical Characteristics – Current Consumption 1,2

 1 All output currents measured with 0.5 inch transmission line and 0pF load.

² Single CMOS driver active.

 3 Power-down can be controlled by PD (OE1 input pin) and/or 1^2C bit.

⁴ Ultra Power-down must be controlled by PD (OE1 input pin).

 5 Suspend mode requires all V_{DD} to GND except V_{DDSE}n (as desired) and V_{DD18}.

 6 DIFF outputs in LVCMOS mode can power-down to be high/low or low/low, depending on register 0x22<1:0>.

Table 7. Electrical Characteristics–Input Parameters

Table 8. DC Electrical Characteristics – LVCMOS

Table 9. Electrical Characteristics – LPHCSL Differential Outputs

Table 9. Electrical Characteristics – LPHCSL Differential Outputs (Cont.)

 1 Guaranteed by design and characterization, not 100% tested in production.

 2 Measured from differential waveform.

 3 Slew rate is measured through the V_{SWING} voltage range centered around differential 0V. This results in a ±150mV window around differential 0V.

 4 V_{CROSS} is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁵ The total variation of all V_{CROSS} measurements in any particular system. Note that this is a subset of V_{CROSS} min/max (V_{CROSS} absolute) allowed. The intent is to limit V_{CROSS} induced modulation by setting $\Delta\rm{V_{CROS}}$ to be smaller than V_{CROSS} absolute.

 $⁶$ Measured from single-ended waveform.</sup>

 7 Measured with scope averaging off, using statistics function. Variation is the difference between minimum and maximum.

⁸ Scope average on.

 9 100MHz, spread off and 0.5% spread.

General AC Electrical Characteristics

 V_{DD} = 1.8V ±5%, T_A = -40°C to +85°C; spread spectrum = off

Table 10. AC Timing Electrical Characteristics

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
f_{IN} ¹	Input Frequency	Input frequency limit (XIN).	8		40	MHz
		Input frequency limit (LVCMOS to X1).	1		125	MHz
f_{OUT}	Output Frequency	Single-ended clock output limit (LVCMOS).	$\mathbf{1}$		125	MHz
		Differential clock output frequency (LPHCSL).	1		125	MHz
f _{VCO1}	VCO Frequency Range of PLL1	VCO operating frequency range.	300		600	MHz
f _{VCO2}	VCO Frequency Range of PLL2	VCO operating frequency range.	30		130	MHz
f _{VCO3}	VCO Frequency Range of PLL3	VCO operating frequency range.	300		800	MHz
topc	Output Duty Cycle	LVCMOS (measured at $V_{DDO}/2$).	45		55	$\%$
	Output Duty Cycle - REF	Reference clock output or SE1-3 fan out clock measured at $V_{DDO}/2$.	40		60	$\%$
$t_{\rm J}$	Clock Jitter	Cycle-to-cycle jitter (peak-to-peak), multiple output frequencies switching, differential outputs (1.8V nominal output voltage). $SE1 = 25MHz$. $DIFF1/2 = 100MHz.$		50		ps
		RMS phase jitter (12kHz to 20MHz integration range) differential output, 1.8V nominal output voltage. 25MHz crystal. SE1 = 12.5MHz - REF/2. D IFF1/2 = 100MHz - PLL1. $REF = 25M$.		1.5		ps
t _{SKEW}	Output Skew	Skew between the same frequencies, with outputs using the same driver format.		75		ps
t_{LOCK} ²	Lock Time	PLL/DCO lock time.			10	ms

 1 Practical lower frequency is determined by loop filter settings.

² Includes loading the configuration bits from OTP to PLL registers. It does not include OTP programming/write time.

 3 Actual PLL lock time depends on the loop configuration.

PCI Express Jitter Specifications

 V_{DDDIFF} = 1.8V $\pm 5\%$ T_A = -40°C to +85°C

Table 11. PCI Express Jitter Specifications

Note: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

¹ Peak-to-peak jitter after applying system transfer function for the common clock architecture. Maximum limit for PCI Express Gen1.

 $²$ RMS jitter after applying the two evaluation bands to the two transfer functions defined in the common clock architecture and reporting the worst</sup> case results for each evaluation band. Maximum limit for PCI Express Gen2 is 3.1ps RMS for $t_{REFCI~KHF-RMS}$ (high band) and 3.0ps RMS for t REFCLK_LF_RMS (low band).

³ RMS jitter after applying system transfer function for the common clock architecture. This specification is based on the PCI_Express_Base_r3.0 10 Nov. 2010 specification, and is subject to change pending the final release version of the specification.

⁴ This parameter is guaranteed by characterization. Not tested in production.

²C Bus Characteristics

Table 12. I^2C Bus DC Characteristics

Table 13. I²C Bus AC Characteristics

¹ A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V_{IH(MIN)} of the SCL signal) to bridge the undefined region of the falling edge of SCL.

Glossary of Features

Table 14. Glossary of Features

Device Features and Functions

Performance Power Balancing

VersaClock 3S features Performance Power Balancing with three individual programmable PLL designs and provides a balance between performance and power consumption.

The device can operate within single-digit mA low-power operation or support high-performance requirements such as PCIe Gen 3 with additional power.

In order to satisfy system trade-off, outputs have the option to route from different PLL/input sources.

Table 15. Power Saving Modes Summary

Power Mode	External Condition	Internal Operating Condition	Core Current Consumption
Power-down Mode	V_{DD} all connected.	All off, I^2C still active.	2 _m A
Ultra-power-down	V_{DD} all connected.	All off.	50 _µ A
Suspend Mode	Only V _{BAT} connected.	All off, only DCO on with RTC (32.768kHz) output only.	$2\muA$

Table 16. Output Source

Table 17. SE1 Output

Table 18. DIFF1 Output

Table 19. DIFF2 Output

DFC – Dynamic Frequency Control

- OTP programmable–4 different feedback fractional dividers (4 VCO frequencies) that apply to PLL2.
- ORT (over shoot reduction) function will be applied automatically during the VCO frequency change.
- Smooth frequency incremental or decremental from current VCO to targeted VCO base on DFC hardware pins selection.

Figure 2. DFC Function Block Diagram

Table 20. DFC Function Priority

* The 5L35021 has only OE1 pin for DFC function hardware pin selection. For OE1/OE3 two pins DFC control, use 5L35023 24-QFN package device.

DFC Function Programming

- Register B63b3:2 selects DFC00–DFC11 configuration.
- Byte16–19 are the registers for PLL2 VCO setting, based on B63b3:2 configuration selection, the data write to B16–19 will be stored in selected configuration OTP memory.
- Refer to *DFC Function Priority* table. Select proper control pin(s) to activate DFC function.
- \blacksquare Note the DFC function can also be controlled by I^2C access.

PPS – Proactive Power Saving Function

PPS (Proactive Power Saving) is an IDT patented unique design for the clock generator that proactively detects end device power down state and then switches output clocks between normal operation clock frequency and low power mode 32kHz clock that only consumes <2μA current. The system could save power when the device goes into power down or sleep mode. The PPS function diagram is shown as below.

© 2019 Renesas Electronics Corporation and the control of the Material Device Technology, Inc. October 4, 2019

PPS Function Programming

- 1. Refer to the *OE Pin Functions* table to have the proper PPS function selected for OE pin(s). Note that the register default is set to Output enable (OE) function for OE pins.
- 2. Have proper setup to Byte 30 and 32 for OE1–OE3 function selection; for PPS function, select 10 to control register bits.

Timer Function Description

- 1. The timer function can be used together with the DFC -Dynamic Frequency Control function or with another PLL frequency programming.
- 2. The timer provides 4 different delay times as 0.5 sec -1 sec -2 sec -4 sec by two bits selection.
- 3. The timeout flag will be set when timer times out and the flag can be cleared by writing 0 to timer enable bit.
- 4. When timer times out, RESET pin can generate a 250ms pulse signal if RESET control bit is enabled.
- 5. When timer times out, DFC stage will switch back to DFC00 setting if DFC function is enabled and DFC function will be disabled after RESET.

Figure 5. Timer Functions

OE Pin Function

The OE pin in the 5L35021 have multiple functions. The OE pins can be configured as output enable control (OE) or chip power-down control (PD#) or Proactive Power Saving function (PPS). Furthermore, the OE pins can be configured as a single Dynamic Frequency Control (DFC), or the RESET out function that is associated with the Timer function.

Table 21. OE Pin Functions

Function	Pin	
	OE1	
SE Output Enable/Disable	SE1 (default)	
DIFF Output Enable/Disable		
Global Power Down (PD#)	PD#	
Proactive Power Saving Input	SE1_PPS	
DOC Control (Only PLL2)	DFC0	
RESET OUT		

Table 22. OE Pin Function Summary

Table 23. PD# Priority

Crystal Input (X1/X2)

The crystal oscillators should be fundamental mode quartz crystals; overtone crystals are not suitable. Crystal frequency should be specified for parallel resonance with 40MHz maximum.

A crystal manufacturer will calibrate its crystals to the nominal frequency with a certain load capacitance value. When the oscillator load capacitance matches the crystal load capacitance, the oscillation frequency will be accurate as 0 PPM. When the oscillator load capacitance is lower than the crystal load capacitance, the oscillation frequency will be higher than nominal. In order to get an accurate oscillation frequency, the matching the oscillator load capacitance with the crystal load capacitance is required.

To set the oscillator load capacitance, 5L35021 has built-in two programmable tuning capacitors inside the chip, one at XIN and one at XOUT. They can be adjusted independently. The value of each capacitor is composed of a fixed capacitance amount plus a variable capacitance amount set with the XTAL[7:0] register. Adjustment of the crystal tuning capacitors allows for maximum flexibility to accommodate crystals from various manufacturers. The range of tuning capacitor values available are in accordance with the following table.

Table 24. Programmable Tuning Caps

XTAL[4:0] = (XTAL CL - 7pF) *2 (Eq.1)

Equation 1 and the table of XTAL[7:0] tuning capacitor characteristics show that the parallel tuning capacitance can be set between 4.5pF to 12.5pF with a resolution of 0.25pF.

For a crystal C_1 = 8pF, where C_1 is the parallel capacity specified by the crystal vendor that sets the crystal frequency to the nominal value. Under the assumptions that the stray capacity between the crystal leads on the circuit board is zero and that no external tuning caps are placed on the crystal leads, then the internal parallel tuning capacity is equal to the load capacity presented to the crystal by the device.

The internal load capacitors are true parallel-plate capacitors for ultra-linear performance. Parallel-plate capacitors were chosen to reduce the frequency shift that occurs when non-linear load capacitance interacts with load, bias, supply, and temperature changes. External non-linear crystal load capacitors should not be used for applications that are sensitive to absolute frequency requirements.

The 5L35023 supports spread spectrum clocks from PLL1 and PLL2; the PLL1 built-in with analog spread spectrum and PLL2 has digital spread spectrum.

Spread Spectrum

The 5L35021 supports spread spectrum clocks from PLL1 and PLL2; the PLL1 built-in with analog spread spectrum and PLL2 has digital spread spectrum.

Table 25. Spread Spectrum Generation Specifications

Figure 6. Digital Spread Spectrum

N: include integer and fraction Fvco: VCOs frequency Fpfd: PLLs pfd frequency Fss: spread modulation rate SSamount: spread percentage

The black line is for the down spread; N will decrease to make the center frequency is lower than spread off.

The blue line is for the center spread; there is an offset put on divider ratio to make the center frequency keep same as spread off.

Example: 0.5% down spread at 32kHz modulation rate.

Suspend Mode with RTC Clock Only

VersaClock 3S can operate on the following two modes:

- **•** Full-power mode:
	- $-$ Full chip active with the most functionality and all V_{DD} s are connected to power supply.
- Low-power Suspend Mode:
	- Device power-up with below sequence:
- 1. V_{BAT} and all other V_{DD} s are powered up. V_{BAT} ramp must be earlier or same time as other V_{DD} s.
- 2. After full power up is completed, the device can go into Suspend Mode triggered by V_{BAT} is powered and rest of the V_{DD} s ramped down (ramp down time slower than 3ms).

In Suspend Mode, device will operate with a 2µA core power with only V_{BAT} powered up. Producing 32kHz outputs on SEx outputs (it can be multiple copies). Operating at this state helps system in power-down, or sleep mode without losing date-time information at a very low power budget. When system waking up, device will go back to full power mode automatically and produce outputs upon user configuration.

When there is core power present (V_{DD18} and V_{DDA}), the device will switch DCO supply to core power to save battery.

ORT–VCO Overshoot Reduction Technology

The 5L35021 supports the VCO overshoot reduction technology (ORT) to prevent an output clock frequency spike when the device is changing frequency on the fly or doing DFC (Dynamic Frequency Control) function. The VCO frequency changes are under control instead of free-run to targeted frequency.

PLL Features and Descriptions

Table 26. Output 1 Divider

Table 27. Output 2, 4, and 5 Divider

Table 28. Output 3 Divider

Output Clock Test Conditions

Figure 7. LVCMOS Output Test Conditions

Figure 8. LP-HCSL Output Test Conditions

General I²C Mode Operations

The device acts as a slave device on the I²C bus using one of the four I²C addresses (0xD0, 0xD2, 0xD4, or 0xD6) to allow multiple devices to be used in the system. The interface accepts byte-oriented block write and block read operations. Two address bytes specify the register address of the byte position of the first register to write or read. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first). Read and write block transfers can be stopped after any complete byte transfer. During a write operation, data will not be moved into the registers until the STOP bit is received, at which point, all data received in the block write will be written simultaneously.

For full electrical I²C compliance, it is recommended to use external pull-up resistors for SDATA and SCLK. The internal pull-down resistors have a size of 100kΩ typical.

Figure 9. I²C Slave Read and Write Cycle Sequencing

Byte 0: General Control

Byte 1: Dash Code ID (optional)

Byte 2: Crystal Cap Setting

Byte 3: PLL3 M Divider

Byte 4: PLL3 N Divider

Byte 5: PLL3 Loop Filter Setting and N Divider 10:8

Byte 6: PLL3 Charge Pump Control

Formula: (iRef (10μA) × (1 + SIREF) × (1 × 1X + 2 × 2X + 4 × 4X + 8 × 8X + 16 × 16X))/((24 × /24) + (3 × /3))

Byte 7: PLL1 Control and OUTDIV5 Divider

Byte 8: PLL1 M Divider

Byte 9: PLL1 VCO N Divider

Byte 10: PLL Loop Filter and N Divider

Byte 11: PLL1 Charge Pump

Byte 12: PLL1 Spread Spectrum Control

Byte 13: PLL1 Spread Spectrum Control

Byte 14: PLL1 Spread Spectrum Control

Byte 15: Output Divider1 Control

Byte 16: PLL2 Integer Feedback Divide

Byte 17: PLL2 Integer Feedback Divider

Byte 18: PLL2 Fractional Feedback Divider

Byte 19: PLL2 Fractional Feedback Divider

Byte 20: PLL2 Spread Spectrum Control

Byte 21: PLL2 Spread Spectrum Control

Byte 22: PLL2 Spread Spectrum Control

Byte 23: PLL2 Period Control

Byte 24: PLL2 Control Register

Byte 25: PLL2 Charge Pump Control

Byte 26: PLL2 M Divider Setting

Byte 27: Output Divider 4

Byte 28: PLL Operation Control Register

Byte 29: Output Control

Byte 30: OE and DFC Control

Byte 31: Control Register

Byte 32: Control Register

Byte 33: DIFF1 Control Register

Byte 34: DIFF1 Control Register

Byte 35: DIFF2 Control Register

Byte 36: SE1 and DIV4 control

Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.idt.com/document/psc/20-vfqfpn-package-outline-drawing-30-x-30-x-090-mm-040mm-pitch-165-x-165-mm-epad-ndg20p2

Marking Diagrams

Ordering Information

Revision History

-
-
-

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Clock Generators & Support Products](https://www.x-on.com.au/category/semiconductors/integrated-circuits-ics/clock-timer-ics/clock-generators-support-products) *category:*

Click to view products by [Renesas](https://www.x-on.com.au/manufacturer/renesas) *manufacturer:*

Other Similar products are found below :

[CV183-2TPAG](https://www.x-on.com.au/mpn/renesas/cv1832tpag) [950810CGLF](https://www.x-on.com.au/mpn/renesas/950810cglf) [9DBV0741AKILF](https://www.x-on.com.au/mpn/renesas/9dbv0741akilf) [9VRS4420DKLF](https://www.x-on.com.au/mpn/renesas/9vrs4420dklf) [CY25404ZXI226](https://www.x-on.com.au/mpn/cypress/cy25404zxi226) [CY25422SXI-004](https://www.x-on.com.au/mpn/cypress/cy25422sxi004) [MPC9893AE](https://www.x-on.com.au/mpn/renesas/mpc9893ae) [NB3H5150-](https://www.x-on.com.au/mpn/onsemiconductor/nb3h515001mntxg) [01MNTXG](https://www.x-on.com.au/mpn/onsemiconductor/nb3h515001mntxg) [PL602-20-K52TC](https://www.x-on.com.au/mpn/microchip/pl60220k52tc) [ICS557GI-03LF](https://www.x-on.com.au/mpn/renesas/ics557gi03lf) [PI6LC48P0101LIE](https://www.x-on.com.au/mpn/diodesincorporated/pi6lc48p0101lie) [82P33814ANLG](https://www.x-on.com.au/mpn/renesas/82p33814anlg) [840021AGLF](https://www.x-on.com.au/mpn/renesas/840021aglf) [ZL30244LFG7](https://www.x-on.com.au/mpn/microsemi/zl30244lfg7) [PI6LC48C21LE](https://www.x-on.com.au/mpn/diodesincorporated/pi6lc48c21le) [ZL30245LFG7](https://www.x-on.com.au/mpn/microsemi/zl30245lfg7) [PI6LC48P0405LIE](https://www.x-on.com.au/mpn/diodesincorporated/pi6lc48p0405lie) [PI6LC48P03LE](https://www.x-on.com.au/mpn/diodesincorporated/pi6lc48p03le) [MAX24505EXG+](https://www.x-on.com.au/mpn/microsemi/max24505exg) [ZL30163GDG2](https://www.x-on.com.au/mpn/microchip/zl30163gdg2) [5L1503L-000NVGI8](https://www.x-on.com.au/mpn/renesas/5l1503l000nvgi8) [ZL30673LFG7](https://www.x-on.com.au/mpn/microchip/zl30673lfg7) [MAX24188ETK2](https://www.x-on.com.au/mpn/microchip/max24188etk2) [ZL30152GGG2](https://www.x-on.com.au/mpn/microchip/zl30152ggg2) [5L1503-000NVGI8](https://www.x-on.com.au/mpn/renesas/5l1503000nvgi8) [PI6C557-01BZHIEX](https://www.x-on.com.au/mpn/diodesincorporated/pi6c55701bzhiex) [PI6LC48C21LIE](https://www.x-on.com.au/mpn/diodesincorporated/pi6lc48c21lie) [CY2542QC002](https://www.x-on.com.au/mpn/cypress/cy2542qc002) [5P35023-106NLGI](https://www.x-on.com.au/mpn/renesas/5p35023106nlgi) [5X1503L-000NLGI8](https://www.x-on.com.au/mpn/renesas/5x1503l000nlgi8) [ZL30121GGG2V2](https://www.x-on.com.au/mpn/microchip/zl30121ggg2v2) [ZL30282LDG1](https://www.x-on.com.au/mpn/microchip/zl30282ldg1) [ZL30102QDG1](https://www.x-on.com.au/mpn/microchip/zl30102qdg1) [ZL30159GGG2](https://www.x-on.com.au/mpn/microchip/zl30159ggg2) [DS1070K](https://www.x-on.com.au/mpn/maxim/ds1070k) [ZL30145GGG2](https://www.x-on.com.au/mpn/microchip/zl30145ggg2) [ZL30312GKG2](https://www.x-on.com.au/mpn/microchip/zl30312gkg2) [MAX24405EXG2](https://www.x-on.com.au/mpn/microchip/max24405exg2) [ZL30237GGG2](https://www.x-on.com.au/mpn/microchip/zl30237ggg2) [SY100EL34LZG](https://www.x-on.com.au/mpn/microchip/sy100el34lzg) [AD9518-4ABCPZ](https://www.x-on.com.au/mpn/analogdevices/ad95184abcpz) [MX852BB0030](https://www.x-on.com.au/mpn/microchip/mx852bb0030) [PI6LC4840ZHE](https://www.x-on.com.au/mpn/diodesincorporated/pi6lc4840zhe) [AD9516-0BCPZ-REEL7](https://www.x-on.com.au/mpn/analogdevices/ad95160bcpzreel7) [AD9574BCPZ-REEL7](https://www.x-on.com.au/mpn/analogdevices/ad9574bcpzreel7) [PL602-21TC-R](https://www.x-on.com.au/mpn/microchip/pl60221tcr) [ZL30105QDG1](https://www.x-on.com.au/mpn/microchip/zl30105qdg1) [ZL30100QDG1](https://www.x-on.com.au/mpn/microchip/zl30100qdg1) [ZL30142GGG2](https://www.x-on.com.au/mpn/microchip/zl30142ggg2) [ZL30250LDG1](https://www.x-on.com.au/mpn/microchip/zl30250ldg1)