## Description

The 5P49V5923 is a programmable clock generator intended for high performance consumer, networking, industrial, computing, and data-communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using ${ }^{2} \mathrm{C}$ interface. This is IDT's fifth generation of programmable clock technology (VersaClock ${ }^{\circledR}$ ).

The frequencies are generated from a single reference clock. The reference clock can come from one of the two redundant clock inputs. A glitchless manual switchover function allows one of the redundant clocks to be selected during normal operation.

Two select pins allow up to 4 different configurations to be programmed and accessible using processor GPIOs or bootstrapping. The different selections may be used for different operating modes (full function, partial function, partial power-down), regional standards (US, Japan, Europe) or system production margin testing.
The device may be configured to use one of two $I^{2} \mathrm{C}$ addresses to allow multiple devices to be used in a system.

## Pin Assignment



## Features

- Generates up to two independent output frequencies
- High performance, low phase noise PLL, <0.7 ps RMS typical phase jitter on outputs
- Two fractional output dividers (FODs)
- Independent Spread Spectrum capability on each output
- Four banks of internal non-volatile in-system programmable or factory programmable OTP memory
- $\left.\right|^{2} \mathrm{C}$ serial programming interface
- Three LVCMOS outputs, including one reference output
- I/O Standards:
- Single-ended I/Os: 1.8 V to 3.3 V LVCMOS
- Input frequency ranges:
- LVCMOS Reference Clock Input (XIN/REF) - 1 MHz to 200MHz
- LVDS, LVPECL, HCSL Differential Clock Input (CLKIN, CLKINB) -1 MHz to 200 MHz
- Crystal frequency range: 8 MHz to 40 MHz
- Output frequency ranges:
- LVCMOS Clock Outputs - 1 MHz to 200 MHz
- Individually selectable output voltage ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ ) for each output
- Redundant clock inputs with manual switchover
- Programmable loop bandwidth
- Programmable slew rate control
- Programmable crystal load capacitance
- Individual output enable/disable
- Power-down mode
- $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3 V core $\mathrm{V}_{\mathrm{DDD}}, \mathrm{V}_{\mathrm{DDA}}$
- Available in 24 -pin VFQFPN $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ package
- $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ industrial temperature operation


## 24-pin VFQFPN

## Functional Block Diagram



## Applications

- Ethernet switch/router
- PCI Express 1.0/2.0/3.0
- Broadcast video/audio timing
- Multi-function printer
- Processor and FPGA clocking
- Any-frequency clock conversion
- MSAN/DSLAM/PON
- Fiber Channel, SAN
- Telecom line cards
- 1 GbE and 10 GbE


## Table 1: Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | CLKIN | Input | Internal Pull-down | Differential clock input. Weak 100kohms internal pull-down. |
| 2 | CLKINB | Input | Internal Pull-down | Complementary differential clock input. Weak 100kohms internal pull-down. |
| 3 | XOUT | Input |  | Crystal Oscillator interface output. |
| 4 | XIN/REF | Input |  | Crystal Oscillator interface input, or single-ended LVCMOS clock input. Ensure that the input voltage is 1.2 V max. Refer to the section "Overdriving the XIN/REF Interface". |
| 5 | $\mathrm{V}_{\text {DDA }}$ | Power |  | Analog functions power supply pin. Connect to 1.8 V to 3.3 V . $\mathrm{V}_{\mathrm{DDA}}$ and $\mathrm{V}_{\mathrm{DDD}}$ should have the same voltage applied. |
| 6 | CLKSEL | Input | Internal Pull-down | Input clock select. Selects the active input reference source in manual switchover mode. <br> $0=$ XIN/REF, XOUT (default) <br> 1 = CLKIN, CLKINB <br> CLKSEL Polarity can be changed by I2C programming as shown in Table 4. |
| 7 | SD/OE | Input | Internal Pull-down | Enables/disables the outputs (OE) or powers down the chip (SD). The SH bit controls the configuration of the SD/OE pin. The SH bit needs to be high for SD/OE pin to be configured as SD. The SP bit ( $0 x 02$ ) controls the polarity of the signal to be either active HIGH or LOW only when pin is configured as OE (Default is active LOW.) Weak internal pull down resistor. When configured as SD, device is shut down and the single-ended LVCMOS outputs are driven low. When configured as OE, and outputs are disabled, the outputs can be selected to be tri-stated or driven high/low, depending on the programming bits as shown in the SD/OE Pin Function Truth table. |
| 8 | SEL1/SDA | Input | Internal Pull-down | Configuration select pin, or $I^{2} \mathrm{C}$ SDA input as selected by OUT0_SEL_I2CB. Weak internal pull down resistor. |
| 9 | SELO/SCL | Input | Internal Pull-down | Configuration select pin, or $1^{2}$ C SCL input as selected by OUTO_SEL_I2CB. Weak internal pull down resistor. |
| 10 | $V_{\text {DDA }}$ | Power |  | Analog functions power supply pin.Connect to 1.8 V to 3.3 V . $\mathrm{V}_{\mathrm{DDA}}$ and $\mathrm{V}_{\mathrm{DDD}}$ should have the same voltage applied. |
| 11 | NC | - |  | No connect. |
| 12 | NC | - |  | No connect. |
| 13 | NC | - |  | No connect. |
| 14 | NC | - |  | No connect. |
| 15 | $V_{\text {DDA }}$ | Power |  | Analog functions power supply pin.Connect to 1.8 V to 3.3 V . $\mathrm{V}_{\text {DDA }}$ and $\mathrm{V}_{\text {DDD }}$ should have the same voltage applied. |
| 16 | NC | - |  | No connect. |
| 17 | OUT2 | Output |  | Output Clock 2. Please refer to the Output Drivers section for more details. |
| 18 | $\mathrm{V}_{\mathrm{DDO}}{ }^{2}$ | Power |  | Output power supply. Connect to 1.8 to 3.3 V . Sets output voltage levels for OUT2. |
| 19 | NC | - |  | No connect. |
| 20 | OUT1 | Output |  | Output Clock 1. Please refer to the Output Drivers section for more details. |
| 21 | $\mathrm{V}_{\mathrm{DDO}}{ }^{1}$ | Power |  | Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1. |
| 22 | $V_{\text {DDD }}$ | Power |  | Digital functions power supply pin. Connect to 1.8 to 3.3 V . $\mathrm{V}_{\mathrm{DDA}}$ and $\mathrm{V}_{\mathrm{DDD}}$ should have the same voltage applied. |


| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 23 | $\mathrm{V}_{\text {DDO }} 0$ | Power |  | Power supply pin for OUTO_SEL_I2CB. Connect to 1.8 to 3.3 V . Sets output voltage levels for OUTO. |
| 24 | OUT0_SEL_I2CB | Input/ Output | Internal Pull-down | Latched input/LVCMOS Output. At power up, the voltage at the pin OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9. If a weak pull up ( 10 kohms ) is placed on OUTO_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SELO. If a weak pull down (10Kohms) is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an ${ }^{-2} \mathrm{C}$ interface. After power up, the pin acts as a LVCMOS reference output. |
| ePAD | GND | GND |  | Connect to ground pad. |

## Renesns

## PLL Features and Descriptions

## Spread Spectrum

To help reduce electromagnetic interference (EMI), the 5P49V5923 supports spread spectrum modulation. The output clock frequencies can be modulated to spread energy across a broader range of frequencies, lowering system EMI. The 5P49V5923 implements spread spectrum using the Fractional-N output divide, to achieve controllable modulation rate and spreading magnitude. The Spread spectrum can be applied to any output clock, any clock frequency, and any spread amount from $\pm 0.25 \%$ to $\pm 2.5 \%$ center spread and $-0.5 \%$ to $-5 \%$ down spread.

## Table 2: Loop Filter

PLL loop bandwidth range depends on the input reference frequency (Fref) and can be set between the loop bandwidth range as shown in the table below.

| Input Reference <br> Frequency-Fref <br> (MHz) | Loop <br> Bandwidth <br> Min (kHz) | Loop <br> Bandwidth <br> Max (kHz) |
| :---: | :---: | :---: |
| 5 | 40 | 126 |
| 200 | 300 | 1000 |

## Table 3: Configuration Table

This table shows the SEL1, SEL0 settings to select the configuration stored in OTP. Four configurations can be stored in OTP. These can be factory programmed or user programmed.

| OUT0_SEL_12CB <br> @ POR | SEL1 | SEL0 | I $^{2} \mathbf{C}$ <br> Access | REG0:7 | Config |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | No | 0 | 0 |
| 1 | 0 | 1 | No | 0 | 1 |
| 1 | 1 | 0 | No | 0 | 2 |
| 1 | 1 | 1 | No | 0 | 3 |
| 0 | X | X | Yes | 1 | I2C <br> defaults |
| 0 | X | X | Yes | 0 | 0 |

At power up time, the SELO and SEL1 pins must be tied to either the VDDD/VDDA power supply so that they ramp with that supply or are tied low (this is the same as floating the pins). This will cause the register configuration to be loaded that is selected according to Table 3 above. Providing that OUT0_SEL_I2CB was 1 at POR and OTP register 0:7=0, after the first 10 mS of operation the levels of the SELx pins can be changed, either to low or to the same level as VDDD/VDDA. The SELx pins must be driven with a digital signal of < 300ns Rise/Fall time and only a single pin can be changed at a time. After a pin level change, the device must not be interrupted for at least 1 ms so that the new values have time to load and take effect.

If OUT0_SEL_I2CB was 0 at POR, alternate configurations can only be loaded via the I2C interface.

## Table 4: Input Clock Select

Input clock select. Selects the active input reference source in manual switchover mode.
$0=$ XIN/REF, XOUT (default)
1 = CLKIN, CLKINB
CLKSEL Polarity can be changed by $\mathrm{I}^{2} \mathrm{C}$ programming as shown in Table 4.

| PRIMSRC | CLKSEL | Source |
| :---: | :---: | :---: |
| 0 | 0 | XIN/REF |
| 0 | 1 | CLKIN, CLKINB |
| 1 | 0 | CLKIN, CLKINB |
| 1 | 1 | XIN/REF |

PRIMSRC is bit 1 of Register $0 \times 13$.

## Reference Clock Input Pins and Selection

The 5P49V5923 supports up to two clock inputs. One input supports a crystal between XIN and XOUT. XIN can also be driven from a single ended reference clock. XIN can accept small amplitude signals like from TCXO or one channel of a differential clock.

The second clock input (CLKIN, CLKINB) is a fully differential input that only accepts a reference clock. The differential input accepts differential clocks from all the differential logic types and can also be driven from a single ended clock on one of the input pins.
The CLKSEL pin selects the input clock between either XTAL/REF or (CLKIN, CLKINB).
Either clock input can be set as the primary clock. The primary clock designation is to establish which is the main reference clock to the PLL. The non-primary clock is designated as the secondary clock in case the primary clock goes absent and a backup is needed. See the previous page for more details about primary versus secondary clock operation.

The two external reference clocks can be manually selected using the CLKSEL pin. The SM bits must be set to " $0 x$ " for manual switchover which is detailed in Manual Switchover Mode section.

## Crystal Input (XIN/REF)

The crystal used should be a fundamental mode quartz crystal; overtone crystals should not be used.
A crystal manufacturer will calibrate its crystals to the nominal frequency with a certain load capacitance value. When the oscillator load capacitance matches the crystal load capacitance, the oscillation frequency will be accurate. When the oscillator load capacitance is lower than the crystal load capacitance, the oscillation frequency will be higher than nominal and vice versa so for an accurate oscillation frequency you need to make sure to match the oscillator load capacitance with the crystal load capacitance.

To set the oscillator load capacitance there are two tuning capacitors in the IC, one at XIN and one at XOUT. They can be adjusted independently but commonly the same value is used for both capacitors. The value of each capacitor is composed of a fixed capacitance amount plus a variable capacitance amount set with the XTAL[5:0] register. Adjustment of the crystal tuning capacitors allows for maximum flexibility to accommodate crystals from various manufacturers. The range of tuning capacitor values available are in accordance with the following table.

## XTAL[5:0] Tuning Capacitor Characteristics

| Parameter | Bits | Step (pF) | Min (pF) | Max (pF) |
| :---: | :---: | :---: | :---: | :---: |
| XTAL | 6 | 0.5 | 9 | 25 |

The capacitance at each crystal pin inside the chip starts at 9 pF with setting 000000b and can be increased up to 25 pF with setting 111111 b . The step per bit is 0.5 pF .

You can write the following equation for this capacitance:
$\mathrm{Ci}=9 \mathrm{pF}+0.5 \mathrm{pF} \times \mathrm{XTAL[5:0]}$
The PCB where the IC and the crystal will be assembled adds some stray capacitance to each crystal pin and more capacitance can be added to each crystal pin with additional external capacitors.


You can write the following equations for the total capacitance at each crystal pin:
$\mathrm{C}_{\mathrm{XIN}}=\mathrm{Ci}_{1}+\mathrm{Cs}_{1}+\mathrm{Ce}_{1}$
$\mathrm{C}_{\text {XOUT }}=\mathrm{Ci}_{2}+\mathrm{Cs}_{2}+\mathrm{Ce}_{2}$
$\mathrm{Ci}_{1}$ and $\mathrm{Ci}_{2}$ are the internal, tunable capacitors. $\mathrm{Cs}_{1}$ and $\mathrm{Cs}_{2}$ are stray capacitances at each crystal pin and typical values are between 1 pF and 3 pF .
$\mathrm{Ce}_{1}$ and $\mathrm{Ce}_{2}$ are additional external capacitors that can be added to increase the crystal load capacitance beyond the tuning range of the internal capacitors. However, increasing the load capacitance reduces the oscillator gain so please consult the factory when adding $\mathrm{Ce}_{1}$ and/or $\mathrm{Ce}_{2}$ to avoid crystal startup issues. $\mathrm{Ce}_{1}$ and $\mathrm{Ce}_{2}$ can also be used to adjust for unpredictable stray capacitance in the PCB.

The final load capacitance of the crystal:
$\mathrm{CL}=\mathrm{C}_{\text {XIN }} \times \mathrm{C}_{\text {XOUT }} /\left(\mathrm{C}_{\text {XIN }}+\mathrm{C}_{\text {XOUT }}\right)$
For most cases it is recommended to set the value for capacitors the same at each crystal pin:
$C_{X I N}=C_{\text {XOUT }}=C x \rightarrow C L=C x / 2$
The complete formula when the capacitance at both crystal pins is the same:
$C L=(9 p F+0.5 p F \times X T A L[5: 0]+C s+C e) / 2$

## Renesas

Example 1: The crystal load capacitance is specified as 8 pF and the stray capacitance at each crystal pin is Cs=1.5pF. Assuming equal capacitance value at XIN and XOUT, the equation is as follows:
$8 p F=(9 p F+0.5 p F \times$ XTAL[5:0] $+1.5 p F) / 2 \rightarrow$
$0.5 \mathrm{pF} \times \mathrm{XTAL}[5: 0]=5.5 \mathrm{pF} \rightarrow \mathrm{XTAL}[5: 0]=11$ (decimal)
Example 2: The crystal load capacitance is specified as 12pF and the stray capacitance Cs is unknown. Footprints for external capacitors Ce are added and a worst case Cs of 5 pF is used. For now we use $\mathrm{Cs}+\mathrm{Ce}=5 \mathrm{pF}$ and the right value for Ce can be determined later to make 5 pF together with Cs.
$12 \mathrm{pF}=(9 \mathrm{pF}+0.5 \mathrm{pF} \times$ XTAL[5:0] $+5 \mathrm{pF}) / 2 \rightarrow$
XTAL[5:0] = 20 (decimal)

## Manual Switchover Mode

When SM[1:0] is " $0 x$ ", the redundant inputs are in manual switchover mode. In this mode, CLKSEL pin is used to switch between the primary and secondary clock sources. The primary and secondary clock source setting is determined by the PRIMSRC bit. During the switchover, no glitches will occur at the output of the device, although there may be frequency and phase drift, depending on the exact phase and frequency relationship between the primary and secondary clocks.

## OTP Interface

The 5P49V5923 can also store its configuration in an internal OTP. The contents of the device's internal programming registers can be saved to the OTP by setting burn_start (W114[3]) to high and can be loaded back to the internal programming registers by setting usr_rd_start(W114[0]) to high.
To initiate a save or restore using $\mathrm{I}^{2} \mathrm{C}$, only two bytes are transferred. The Device Address is issued with the read/write bit set to " 0 ", followed by the appropriate command code. The save or restore instruction executes after the STOP condition is issued by the Master, during which time the 5P49V5923 will not generate Acknowledge bits. The 5P49V5923 will acknowledge the instructions after it has completed execution of them. During that time, the $I^{2} \mathrm{C}$ bus should be interpreted as busy by all other users of the bus.
On power-up of the 5P49V5923, an automatic restore is performed to load the OTP contents into the internal programming registers. The 5P49V5923 will be ready to accept a programming instruction once it acknowledges its 7 -bit $\mathrm{I}^{2} \mathrm{C}$ address.
Availability of Primary and Secondary $\mathrm{I}^{2} \mathrm{C}$ addresses to allow programming for multiple devices in a system. The $I^{2} \mathrm{C}$ slave address can be changed from the default 0xD4 to 0xD0 by programming the I2C_ADDR bit D0. VersaClock 5 Programming Guide provides detailed $\mathrm{I}^{2} \mathrm{C}$ programming guidelines and register map.

## SDIOE Pin Function

The polarity of the SD/OE signal pin can be programmed to be either active HIGH or LOW with the SP bit (W16[1]). When SP is " 0 " (default), the pin becomes active LOW and when SP is " 1 ", the pin becomes active HIGH. The SD/OE pin can be configured as either to shutdown the PLL or to enable/disable the outputs. The SH bit controls the configuration of the SD/OE pin The SH bit needs to be high for SD/OE pin to be configured as SD.


When configured as SD, device is shut down, and the single-ended LVCMOS outputs are driven low. When configured as OE, and outputs are disabled, the outputs are driven high/low.

Table 5: SDIOE Pin Function Truth Table

| SH bit | SP bit | OSn bit | OEn bit | SDIOE | OUTn |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | X | X | Tri-state ${ }^{2}$ |
| 0 | 0 | 1 | 0 | X | Output active |
| 0 | 0 | 1 | 1 | 0 | Output active |
| 0 | 0 | 1 | 1 | 1 | Output driven High Low |
| 0 | 1 | 0 | X | X | Tri-state ${ }^{2}$ |
| 0 | 1 | 1 | 0 | X | Output active |
| 0 | 1 | 1 | 1 | 0 | Output driven High Low |
| 0 | 1 | 1 | 1 | 1 | Output active |
| 1 | 0 | 0 | X | 0 | Tri-state ${ }^{2}$ |
| 1 | 0 | 1 | 0 | 0 | Output active |
| 1 | 0 | 1 | 1 | 0 | Output active |
| 1 | 1 | 0 | X | 0 | Tri-state ${ }^{2}$ |
| 1 | 1 | 1 | 0 | 0 | Output active |
| 1 | 1 | 1 | 1 | 0 | Output driven High Low |
| 1 | X | x | X | 1 | Output driven High Low ${ }^{1}$ |

Note 1 : Global Shutdown
Note 2 : Tri-state regardless of OEn bits

## Output Alignment

Each output divider block has a synchronizing POR pulse to provide startup alignment between outputs. This allows alignment of outputs for low skew performance. The phase alignment works both for integer output divider values and for fractional output divider values.
Besides the POR at power up, the same synchronization reset is also triggered when switching between configurations with the SELO/1 pins. This ensures that the outputs remain aligned in every configuration. This reset causes the outputs to suspend for a few hundred microseconds so the switchover is not glitch-less. The reset can be disabled for applications where glitch-less switch over is required and alignment is not critical.
When using $I^{2} \mathrm{C}$ to reprogram an output divider during operation, alignment can be lost. Alignment can be restored by manually triggering the reset through $\mathrm{I}^{2} \mathrm{C}$.
When alignment is required for outputs with different frequencies, the outputs are actually aligned on the falling edges of each output by default. Rising edge alignment can also be achieved by utilizing the programmable skew feature to delay the faster clock by 180 degrees. The programmable skew feature also allows for fine tuning of the alignment.

For details of register programming, please see VersaClock 5 Family Register Descriptions and Programming Guide for details.

## Output Divides

Each of the four output divides are comprised of a 12-bit integer counter, and a 24-bit fractional counter. The output divide can operate in integer divide only mode for improved performance, or utilize the fractional counters to generate any frequency with a synthesis accuracy better than 50ppb.

The Output Divide also has the capability to apply a spread modulation to the output frequency. Independent of output frequency, a triangle wave modulation between 30 and 63 kHz may be generated.

## Output Skew

For outputs that share a common output divide value, there will be the ability to skew outputs by quadrature values to minimize interaction on the PCB. The skew on each output can be adjusted from 0 to 360 degrees. Skew is adjusted in units equal to $1 / 32$ of the VCO period. So, for 100 MHz output and a 2800 MHz VCO, you can select how many 11.161 pS units you want added to your skew (resulting in units of 0.402 degrees). For example, $0,0.402,0.804,1.206,1.408$, and so on. The granularity of the skew adjustment is always dependent on the VCO period and the output period.

## Output Drivers

The operating voltage ranges of each output is determined by its independent output power pin ( $\mathrm{V}_{\mathrm{DDO}}$ ) and thus each can have different output voltage levels. Output voltage levels of $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, or 3.3 V are supported for LVCMOS.

Each output may be enabled or disabled by register bits. When disabled an output will be in a logic 0 state as determined by the programming bit table shown on page 6 .

## LVCMOS Operation

Outputs OUT1 \& OUT2 each operate the frequency as determined by corresponding programmed Fractional Output Dividers. All the previously described configuration and control apply equally to all outputs. Frequency, phase alignment, voltage levels and enable / disable status apply to all the OUTx pins. The outputs can be selected to be phase-aligned with each other or inverted relative to one another by register programming bits. Selection of phase-alignment may have negative effects on the phase noise performance of any part of the device due to increased simultaneous switching noise within the device.

## Device Hardware Configuration

The 5P49V5923 supports an internal One-Time Programmable (OTP) memory that can be pre-programmed at the factory with up to 4 complete device configuration.

These configurations can be over-written using the serial interface once reset is complete. Any configuration written via the programming interface needs to be re-written after any power cycle or reset. Please contact IDT if a specific factory-programmed configuration is desired.

## Device Start-up \& Reset Behavior

The 5P49V5923 has an internal power-up reset (POR) circuit. The POR circuit will remain active for a maximum of 10 ms after device power-up.
Upon internal POR circuit expiring, the device will exit reset and begin self-configuration.
The device will load internal registers according to Table 3.
Once the full configuration has been loaded, the device will respond to accesses on the serial port and will attempt to lock the PLL to the selected source and begin operation.

## Power Up Ramp Sequence

VDDA and VDDD must ramp up together. VDDO0~2 must ramp up before, or concurrently with, VDDA and VDDD. All power supply pins must be connected to a power rail even if the output is unused. All power supplies must ramp in a linear fashion and ramp monotonically.


## Renesns

## $1^{2} \mathrm{C}$ Mode Operation

The device acts as a slave device on the $I^{2} \mathrm{C}$ bus using one of the two $I^{2} \mathrm{C}$ addresses ( $0 \times \mathrm{D} 0$ or $0 \times \mathrm{D} 4$ ) to allow multiple devices to be used in the system. The interface accepts byte-oriented block write and block read operations. Two address bytes specify the register address of the byte position of the first register to write or read. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first). Read and write block transfers can be stopped after any complete byte transfer. During a write operation, data will not be moved into the registers until the STOP bit is received, at which point, all data received in the block write will be written simultaneously.
For full electrical $I^{2} \mathrm{C}$ compliance, it is recommended to use external pull-up resistors for SDATA and SCLK. The internal pull-down resistors have a size of $100 \mathrm{k} \Omega$ typical.

Current Read

| $S$ | Dev Addr + R | A | Data 0 | A | Data 1 | A | 000 | A | Data $n$ | Abar | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Sequential Read

| s | Dev Addr + W | A | Reg start Addr | A | Sr | Dev Addr + R | A | Data 0 | A | Data 1 | A | $\bigcirc \circ \circ$ | A | Data n | Abar | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Sequential Write

| s | Dev Addr + W | A | Reg start Addr | A | Data 0 | A | Data 1 | A | $\bigcirc \circ \bigcirc$ | A | Data n | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| $\square$ from master to slave | S = start |
| :--- | :--- |
| $\square$ from slave to master | Sr = repeated start |
|  | A acknowledge <br> Abar= none acknowledge <br>  <br>  <br> P stop |

## $I^{2} \mathrm{C}$ Slave Read and Write Cycle Sequencing

## Renesns

## Table 6: $1^{2}$ C Bus DC Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | For SEL1/SDA pin and SELO/SCL pin. | $0.7 \times V_{\text {DDD }}$ |  | $5.5^{2}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Level | For SEL1/SDA pin and SELO/SCL pin. | GND-0.3 |  | $0.3 x V_{\text {DDD }}$ | V |
| $\mathrm{V}_{\mathrm{HYS}}$ | Hysteresis of Inputs |  | $0.05 \times V_{\text {DDD }}$ |  |  | V |
| $\mathrm{I}_{\text {IN }}$ | Input Leakage Current |  | -1 |  | 30 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ |  |  | 0.4 | V |

## Table 7: $1^{2}$ C Bus AC Characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\text {SCLK }}$ | Serial Clock Frequency (SCL) | 10 |  | 400 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | Bus free time between STOP and START | 1.3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU:START }}$ | Setup Time, START | 0.6 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD: START }}$ | Hold Time, START | 0.6 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {SU:DATA }}$ | Setup Time, data input (SDA) | 0.1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD: } \text { DATA }}$ | Hold Time, data input (SDA) ${ }^{1}$ | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {OVD }}$ | Output data valid from clock |  |  | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\mathrm{B}}$ | Capacitive Load for Each Bus Line |  |  | 400 | pF |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time, data and clock (SDA, SCL) | $20+0.1 \times C_{B}$ |  | 300 | ns |
| $t_{F}$ | Fall Time, data and clock (SDA, SCL) | $20+0.1 \times C_{B}$ |  | 300 | ns |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH Time, clock (SCL) | 0.6 |  |  | $\mu \mathrm{s}$ |
| t LOW | LOW Time, clock (SCL) | 1.3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU:STOP }}$ | Setup Time, STOP | 0.6 |  |  | $\mu \mathrm{s}$ |

Note 1: A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the $\mathrm{V}_{\mathbb{I H}}(\mathrm{MIN})$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.

Note 2: $1^{2} \mathrm{C}$ inputs are 5 V tolerant.

## Table 8: Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 5P49V5923. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DDD}}, \mathrm{V}_{\mathrm{DDO}}$ | 3.465 V |
| Inputs | 0 V to 1.2 V voltage swing |
| XIN/REF | 0 V to 1.2 V voltage swing single-ended <br> CLKIN, CLKINB <br> Other inputs |
| Outputs, $\mathrm{V}_{\mathrm{DDO}}(\mathrm{LVCMOS})$ | -0.5 V to $\mathrm{V}_{\mathrm{DDD}}$ |
| Outputs, $\mathrm{I}_{\mathrm{O}}$ (SDA) | 10 mA |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}+0.5 \mathrm{~V}$ |  |
| Package Thermal Impedance, $\theta_{\mathrm{JC}}$ | $42^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| Storage Temperature, $\mathrm{T}_{\mathrm{STG}}$ | $41.8^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| ESD Human Body Model | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Junction Temperature | 2000 V |

## Table 9: Recommended Operation Conditions

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDOX }}$ | Power supply voltage for supporting 1.8V outputs | 1.71 | 1.8 | 1.89 | V |
| $\mathrm{~V}_{\text {DDOX }}$ | Power supply voltage for supporting 2.5V outputs | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{~V}_{\text {DDOX }}$ | Power supply voltage for supporting 3.3V outputs | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{~V}_{\text {DDD }}$ | Power supply voltage for core logic functions | 1.71 |  | 3.465 | V |
| $\mathrm{~V}_{\mathrm{DDA}}$ | Analog power supply voltage. Use filtered analog power <br> supply. | 1.71 |  | 3.465 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating temperature, ambient | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\text {LOAD_OUT }}$ | Maximum load capacitance (3.3V LVCMOS only) |  |  | 15 | pF |
| $\mathrm{F}_{\text {IN }}$ | External reference crystal | 1 |  | 40 | MHz |
|  | External reference clock CLKIN, CLKINB | 1 |  | 200 | ms |
| $\mathrm{t}_{\text {PU }}$ | Power up time for all $\mathrm{V}_{\mathrm{DD}}$ s to reach minimum specified <br> voltage (power ramps must be monotonic) | 0.05 |  | 5 | m |

Note: $\mathrm{V}_{\mathrm{DDO}} 1$ and $\mathrm{V}_{\mathrm{DDO}} 2$ must be powered on either before or simultaneously with $\mathrm{V}_{\mathrm{DDD}}, \mathrm{V}_{\mathrm{DDA}}$ and $\mathrm{V}_{\mathrm{DDO}} 0$.

# Table 10:Input Capacitance, LVCMOS Output Impedance, and Internal Pull-down Resistance ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) 

| Symbol | Parameter | Min | Typ | Max |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance (CLKIN, CLKINB, CLKSEL, SD/OE, SEL1/SDA, <br> SELO/SCL) |  | 3 | 7 |
| Pull-down <br> Resistor | CLKSEL, SD/OE, SEL1/SDA, SELO/SCL, CLKIN, CLKINB, <br> OUTO_SEL_I2CB | pF |  |  |
| $\mathrm{R}_{\text {OUT }}$ | LVCMOS Output Driver Impedance (V $\mathrm{VDO}=1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V})$ | 300 | $\mathrm{k} \Omega$ |  |
| XIN/REF | Programmable input capacitance at XIN/REF | 0 |  | 8 |
| XOUT | Programmable input capacitance at XOUT | 0 | pF |  |

## Table 11:Crystal Characteristics

| Parameter | Test Conditions | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode of Oscillation |  | Fundamental |  |  |  |
| Frequency |  | 8 | 25 | 40 | MHz |
| Equivalent Series Resistance (ESR) |  |  | 10 | 100 | $\Omega$ |
| Shunt Capacitance |  | 6 | 8 | 7 | pF |
| Load Capacitance $\left(\mathrm{C}_{\mathrm{L}}\right) @<=25 \mathrm{MHz}$ |  | 6 |  | 12 | pF |
| Load Capacitance $\left(\mathrm{C}_{\mathrm{L}}\right)>25 \mathrm{M}$ to 40M |  |  |  | 8 | pF |
| Maximum Crystal Drive Level |  |  |  | 100 | $\mu \mathrm{~W}$ |

Note: Typical crystal used is FOX 603-25-150. For different reference crystal options please go to www.foxonline.com.

## Table 12:DC Electrical Characteristics

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Iddcore $^{3}$ | Core Supply Current | 100 MHz on all outputs, 25 MHz REFCLK |  | 30 | 34 | mA |
| Iddox | Output Buffer Supply Current | LVCMOS, $50 \mathrm{MHz}, 3.3 \mathrm{~V} \mathrm{~V}_{\text {DDOx }}{ }^{1,2}$ |  | 16 | 18 | mA |
|  |  | LVCMOS, $50 \mathrm{MHz}, 2.5 \mathrm{~V} \mathrm{~V}_{\text {DDOX }}{ }^{1,2}$ |  | 14 | 16 | mA |
|  |  | LVCMOS, $50 \mathrm{MHz}, 1.8 \mathrm{~V} \mathrm{~V}_{\text {DDOx }}{ }^{1,2}$ |  | 12 | 14 | mA |
|  |  | LVCMOS, 200 MHz , 3.3V $\mathrm{V}_{\text {DDOx, }}{ }^{1,2}$ |  | 36 | 42 | mA |
|  |  | LVCMOS, 200 MHz , 2.5V V ${ }_{\text {DDOx }}{ }^{1,2}$ |  | 27 | 32 | mA |
|  |  | LVCMOS, 200 MHz , 1.8V $\mathrm{V}_{\text {DDOX, }}{ }^{1,2}$ |  | 16 | 19 | mA |
| Iddpd | Core Power Down Current | SD asserted, $\mathrm{I}^{2} \mathrm{C}$ Programming |  | 10 | 14 | mA |

1.Single CMOS driver active.
2.Measured into a 5 " 50 Ohm trace with 2 pF load.
3. Iddcore $=\operatorname{IddA}+$ IddD, no loads.

Table 13: Electrical Characteristics - Differential Clock Input Parameters ${ }^{1,2}$ (Supply
Voltage $\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DDD}}, \mathrm{V}_{\mathrm{DDO}} 0=3.3 \mathrm{~V} \pm 5 \%, 2.5 \mathrm{~V} \pm 5 \%, 1.8 \mathrm{~V} \pm 5 \%$, $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage-CLKIN, CLKINB | Single-ended input | 0.55 |  | 1.7 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage-CLKIN, CLKINB | Single-ended input | GND - 0.3 |  | 0.4 | V |
| $V_{\text {SWING }}$ | Input Amplitude - CLKIN, CLKINB | Peak to Peak value, single-ended | 200 |  | 1200 | mV |
| $\mathrm{dv} / \mathrm{dt}$ | Input Slew Rate - CLKIN, CLKINB | Measured differentially | 0.4 |  | 8 | V/ns |
| $\mathrm{I}_{\text {LL }}$ | Input Leakage Low Current | $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ | -5 |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input Leakage High Current | $\mathrm{V}_{\text {IN }}=1.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{d}_{\text {TIN }}$ | Input Duty Cycle | Measurement from differential waveform | 45 |  | 55 | \% |

1. Guaranteed by design and characterization, not $100 \%$ tested in production.
2. Slew rate measured through $\pm 75 \mathrm{mV}$ window centered around differential zero.

Table 14:DC Electrical Characteristics for 3.3V LVCMOS $\left(V_{D D O}=3.3 V \pm 5 \%, T A=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)^{\mathbf{1}}$

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ | 2.4 |  | $\mathrm{V}_{\text {DDO }}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}$ |  |  | 0.4 | V |
| IOZDD | Output Leakage Current (OUT1~2) | Tri-state outputs, $\mathrm{V}_{\text {DDO }}=3.465 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| IOZDD | Output Leakage Current (OUTO) | Tri-state outputs, $\mathrm{V}_{\text {DDO }}=3.465 \mathrm{~V}$ |  |  | 30 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Single-ended inputs - CLKSEL, SD/OE | 0.7xVDDD |  | $V_{\text {DDD }}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Single-ended inputs, CLKSEL, SD/OE | GND - 0.3 |  | 0.3xVDDD | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Single-ended input OUT0_SEL_I2CB | 2 |  | $\mathrm{V}_{\text {DDO }} 0+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Single-ended input OUT0_SEL_I2CB | GND - 0.3 |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage | Single-ended input - XIN/REF | 0.8 |  | 1.2 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Single-ended input - XIN/REF | GND - 0.3 |  | 0.4 | V |
| TR/TF | Input Rise/Fall Time | CLKSEL, SD/OE, SEL1/SDA, SELO/SCL |  |  | 300 | ns |

1. See "Recommended Operating Conditions" table.

Table 15:DC Electrical Characteristics for 2.5V LVCMOS ( $\mathrm{V}_{\mathrm{DDO}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{IOH}=-12 \mathrm{~mA}$ | $0.7 \mathrm{x} \mathrm{V}_{\text {DDO }}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  |  | 0.4 | V |
| Iozdd | Output Leakage Current (OUT1~2) | Tri-state outputs, $\mathrm{V}_{\mathrm{DDO}}=3.465 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Iozdo | Output Leakage Current (OUTO) | Tri-state outputs, $\mathrm{V}_{\mathrm{DDO}}=3.465 \mathrm{~V}$ |  |  | 30 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Single-ended inputs - CLKSEL, SD/OE | 0.7xVDDD |  | $\mathrm{V}_{\text {DDD }}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Single-ended inputs, CLKSEL, SD/OE | GND - 0.3 |  | 0.3xVDDD | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Single-ended input OUTO_SEL_I2CB | 1.7 |  | $V_{D D O} 0+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Single-ended input OUTO_SEL_I2CB | GND - 0.3 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Single-ended input - XIN/REF | 0.8 |  | 1.2 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Single-ended input - XIN/REF | GND - 0.3 |  | 0.4 | V |
| TR/TF | Input Rise/Fall Time | CLKSEL, SD/OE, SEL1/SDA, SELO/SCL |  |  | 300 | ns |

Table 16:DC Electrical Characteristics for 1.8V LVCMOS ( $\mathrm{V}_{\mathrm{DDO}}=1.8 \mathrm{~V} \pm 5 \%, \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{IOH}=-8 \mathrm{~mA}$ | $0.7 \times V_{\text {DDO }}$ |  | $V_{\text {DDO }}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |  | $0.25 \times \mathrm{V}_{\mathrm{DDO}}$ | V |
| lozdd | Output Leakage Current (OUT1~2) | Tri-state outputs, $\mathrm{V}_{\mathrm{DDO}}=3.465 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Iozdo | Output Leakage Current (OUTO) | Tri-state outputs, $\mathrm{V}_{\mathrm{DDO}}=3.465 \mathrm{~V}$ |  |  | 30 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Single-ended inputs - CLKSEL, SD/O | 0.7 * $\mathrm{V}_{\text {DDD }}$ |  | $\mathrm{V}_{\mathrm{DDD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Single-ended inputs, CLKSEL, SD/OL | GND - 0.3 |  | 0.3 * V ${ }_{\text {DDD }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Single-ended input OUTO_SEL_I2CB | 0.65 * $\mathrm{V}_{\mathrm{DDO}} 0$ |  | $\mathrm{V}_{\mathrm{DDO}} 0+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Single-ended input OUTO_SEL_I2CB | GND - 0.3 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Single-ended input - XIN/REF | 0.8 |  | 1.2 | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | Single-ended input - XIN/REF | GND - 0.3 |  | 0.4 | V |
| TR/TF | Input Rise/Fall Time | CLKSEL, SD/OE, SEL1/SDA, SELO/SCL |  |  | 300 | ns |

## Table 17:AC Timing Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V}+5 \%\right.$ or $2.5 \mathrm{~V}+5 \%$ or $1.8 \mathrm{~V} \pm 5 \%$, $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$
$($ Spread Spectrum Generation $=$ OFF)

| Symbol | Parameter | Test Conditions | Min. | Tур. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{f_{\mathrm{IN}}}{ }^{1}$ | Input Frequency | Input frequency limit (XIN) | 8 |  | 40 | MHz |
|  |  | Input frequency limit (REF) | 1 |  | 200 | MHz |
|  |  | Input frequency limit (CLKIN, CLKINB) | 1 |  | 200 | MHz |
| $\mathrm{f}_{\text {OUT }}$ | Output Frequency | Single ended clock output limit (LVCMOS) | 1 |  | 200 | MHz |
| $\mathrm{f}_{\mathrm{VCO}}$ | VCO Frequency | VCO operating frequency range | 2600 |  | 2900 | MHz |
| $\mathrm{f}_{\text {PFD }}$ | PFD Frequency | PFD operating frequency range | $1^{1}$ |  | 150 | MHz |
| $\mathrm{f}_{\mathrm{BW}}$ | Loop Bandwidth | Input frequency $=25 \mathrm{MHz}$ | 0.06 |  | 0.9 | MHz |
| t2 | Input Duty Cycle | Duty Cycle | 45 | 50 | 55 | \% |
| t3 ${ }^{5}$ | Output Duty Cycle | Measured at VDD/2, all outputs except Reference output OUTO, VDDOX $=2.5 \mathrm{~V}$ or 3.3 V | 45 | 50 | 55 | \% |
|  |  | Measured at VDD/2, all outputs except Reference output OUTO, VDDOX $=1.8 \mathrm{~V}$ | 40 | 50 | 60 | \% |
|  |  | Measured at VDD/2, Reference output OUT0 ( $5 \mathrm{MHz}-120 \mathrm{MHz}$ ) with $50 \%$ duty cycle input | 40 | 50 | 60 | \% |
|  |  | Measured at VDD/2, Reference output OUT0 ( $150.1 \mathrm{MHz}-200 \mathrm{MHz}$ ) with $50 \%$ duty cycle input | 30 | 50 | 70 | \% |
| t4 ${ }^{2}$ | Slew Rate, SLEW[1:0] = 00 | Single-ended 3.3V LVCMOS output clock rise and fall time, $20 \%$ to $80 \%$ of VDDO (Output Load $=5 \mathrm{pF}$ ) VDDOX=3.3V | 1.0 | 2.2 |  | V/ns |
|  | Slew Rate, SLEW[1:0] = 01 |  | 1.2 | 2.3 |  | V/ns |
|  | Slew Rate, SLEW[1:0] = 10 |  | 1.3 | 2.4 |  | V/ns |
|  | Slew Rate, SLEW[1:0] = 11 |  | 1.7 | 2.7 |  | V/ns |
|  | Slew Rate, SLEW[1:0] = 00 | Single-ended 2.5V LVCMOS output clock rise and fall time, $20 \%$ to $80 \%$ of VDDO (Output Load $=5 \mathrm{pF}$ ) VDDOX=2.5V | 0.6 | 0.3 |  | V/ns |
|  | Slew Rate, SLEW[1:0] = 01 |  | 0.7 | 1.4 |  | $\mathrm{V} / \mathrm{ns}$ |
|  | Slew Rate, SLEW[1:0] = 10 |  | 0.6 | 1.4 |  | V/ns |
|  | Slew Rate, SLEW[1:0] = 11 |  | 1.0 | 1.7 |  | V/ns |
|  | Slew Rate, SLEW[1:0] = 00 | Single-ended 1.8V LVCMOS output clock rise and fall time, $20 \%$ to $80 \%$ of VDDO (Output Load $=5 \mathrm{pF}$ ) VDDOX=1.8V | 0.3 | 0.7 |  | V/ns |
|  | Slew Rate, SLEW[1:0] = 01 |  | 0.4 | 0.8 |  | $\mathrm{V} / \mathrm{ns}$ |
|  | Slew Rate, SLEW[1:0] = 10 |  | 0.4 | 0.9 |  | V/ns |
|  | Slew Rate, SLEW[1:0] = 11 |  | 0.7 | 1.2 |  | V/ns |

## Renesns

| Symbol | Parameter | Test Conditions | Min. | тур. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t6 | Clock Jitter | Cycle-to-Cycle jitter (Peak-to-Peak), multiple output frequencies switching, LVCMOS outputs (1.8 to 3.3 V nominal output voltage) <br> OUT0 $=25 \mathrm{MHz}$ <br> OUT1 $=100 \mathrm{MHz}$ <br> OUT2 $=125 \mathrm{MHz}$ |  | 74 |  | ps |
|  |  | RMS Phase Jitter ( 12 kHz to 5 MHz integration range) reference clock (OUT0), <br> 25 MHz LVCMOS outputs ( 1.8 to 3.3 V nominal output voltage). <br> OUTO $=25 \mathrm{MHz}$ <br> OUT1 $=100 \mathrm{MHz}$ <br> OUT2=125MHz |  | 0.5 |  | ps |
|  |  | RMS Phase Jitter ( 12 kHz to 20 MHz integration range) LVCMOS output, VDDO $=3.465 \mathrm{~V}, 25 \mathrm{MHz}$ crystal, 125 MHz output frequency <br> OUTO $=25 \mathrm{MHz}$ <br> OUT1 $=100 \mathrm{MHz}$ <br> OUT2 $=125 \mathrm{MHz}$ |  | 0.75 | 1.5 | ps |
| t7 | Output Skew | Skew between the same frequencies, with outputs using the same driver format and phase delay set to Ons. |  | 75 |  | ps |
| t8 ${ }^{3}$ | Startup Time | PLL lock time from power-up, measured after all VDD's have raised above $90 \%$ of their target value. |  |  | 10 | ms |
| t9 ${ }^{4}$ | Startup Time | PLL lock time from shutdown mode |  | 3 | 4 | ms |

1. Practical lower frequency is determined by loop filter settings.
2. A slew rate of $2.75 \mathrm{~V} / \mathrm{ns}$ or greater should be selected for output frequencies of 100 MHz or higher.
3. Includes loading the configuration bits from memory to PLL registers. It does not include memory programming/write time.
4. Actual PLL lock time depends on the loop configuration.
5. Duty Cycle is only guaranteed at max slew rate settings.

## Table 18:Spread Spectrum Generation Specifications

| Symbol | Parameter | Description | Min | Typ | Max |
| :---: | :--- | :--- | :---: | :---: | :---: |
| Unit |  |  |  |  |  |
| $\mathrm{f}_{\text {OUT }}$ | Output Frequency | Output Frequency Range | 5 |  | 300 |
| $\mathrm{f}_{\text {MOD }}$ | Mod Frequency | Modulation Frequency | MHz |  |  |
| $\mathrm{f}_{\text {SPREAD }}$ | Spread Value | Amount of Spread Value (programmable) - Center Spread | $\pm 0.25 \%$ to $\pm 2.5 \%$ | $\% \% \mathrm{f}$ OUT |  |
|  |  | Amount of Spread Value (programmable) - Down Spread | $-0.5 \%$ to $-5 \%$ |  |  |

## Renesns

## Test Circuits and Loads



Test Circuits and Loads for Outputs

## Typical Phase Noise at $100 \mathrm{MHz}\left(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\right)$

## Agilent E5052A Signal Source Analyzer



NOTE: All outputs operational at 100 MHz , Phase Noise Plot with Spurs On.

## 5P49V5923 Applications Schematic



## Overdriving the XIN/REF Interface

## LVCMOS Driver

The XIN/REF input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XOUT pin can be left floating. The amplitude of the input signal should be between 500 mV and 1.2 V and the slew rate should not be less than $0.2 \mathrm{~V} / \mathrm{ns}$. Figure General Diagram for LVCMOS Driver to XTAL Input Interface shows an example of the interface diagram for a LVCMOS driver.

This configuration has three properties; the total output impedance of Ro and Rs matches the 50 ohm transmission line impedance, the Vrx voltage is generated at the CLKIN inputs which maintains the LVCMOS driver voltage level across the transmission line for best $\mathrm{S} / \mathrm{N}$ and the R1-R2 voltage divider values ensure that the clock level at XIN is less than the maximum value of 1.2 V .


## General Diagram for LVCMOS Driver to XTAL Input Interface

Table 19 Nominal Voltage Divider Values vs LVCMOS VDD for XIN shows resistor values that ensure the maximum drive level for the XIN/REF port is not exceeded for all combinations of $5 \%$ tolerance on the driver VDD, the VersaClock VDDA and $5 \%$ resistor tolerances. The values of the resistors can be
adjusted to reduce the loading for slower and weaker LVCMOS driver by increasing the voltage divider attenuation as long as the minimum drive level is maintained over all tolerances. To assist this assessment, the total load on the driver is included in the table.

Table 19: Nominal Voltage Divider Values vs LVCMOS VDD for XIN

| LVCMOS Driver VDD | Ro+Rs | R1 | R2 | V_XIN (peak) | Ro+Rs+R1+R2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 | 50.0 | 130 | 75 | 0.97 | 255 |
| 2.5 | 50.0 | 100 | 100 | 1.00 | 250 |
| 1.8 | 50.0 | 62 | 130 | 0.97 | 242 |

## Wiring the Differential Input to Accept Single-Ended Levels

Figure Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels shows how a differential input can be wired to accept single ended levels. This configuration has three properties; the total output impedance of Ro and Rs matches the 50 ohm transmission line
impedance, the $V r x$ voltage is generated at the CLKIN inputs which maintains the LVCMOS driver voltage level across the transmission line for best S/N and the R1-R2 voltage divider values ensure that $\mathrm{Vrxp} p$ p at CLKIN is less than the maximum value of 1.2 V .


Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

Table 20 Nominal Voltage Divider Values vs Driver VDD shows resistor values that ensure the maximum drive level for the CLKIN port is not exceeded for all combinations of $5 \%$ tolerance on the driver VDD, the VersaClock Vddo_0 and 5\% resistor tolerances. The values of the resistors can be
adjusted to reduce the loading for slower and weaker LVCMOS driver by increasing the impedance of the R1-R2 divider. To assist this assessment, the total load on the driver is included in the table.

Table 20: Nominal Voltage Divider Values vs Driver VDD

| LVCMOS Driver VDD | Ro+Rs | R1 | R2 | Vrx (peak) | Ro+Rs+R1+R2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 | 50.0 | 130 | 75 | 0.97 | 255 |
| 2.5 | 50.0 | 100 | 100 | 1.00 | 250 |
| 1.8 | 50.0 | 62 | 130 | 0.97 | 242 |

## HCSL Differential Clock Input Interface

CLKIN/CLKINB will accept DC coupled HCSL signals.


## CLKIN, CLKINB Input Driven by an HCSL Driver

### 3.3V Differential LVPECL Clock Input Interface

The logic levels of 3.3V LVPECL and LVDS can exceed VIH max for the CLKIN/B pins. Therefore the LVPECL levels must be AC coupled to the VersaClock differential input and the DC bias restored with external voltage dividers. A single table of
bias resistor values is provided below for both for 3.3 V LVPECL and LVDS. Vbias can be VDDD, $\mathrm{V}_{\text {DDOx }}$ or any other available voltage at the VersaClock receiver that is most conveniently accessible in layout.


## CLKIN, CLKINB Input Driven by a 3.3V LVPECL Driver



## CLKIN, CLKINB Input Driven by an LVDS Driver

Table 21: Bias Resistors for 3.3V LVPECL and LVDS Drive to CLKIN/B

| Vbias <br> (V) | Rpu1/2 <br> (kohm) | CLKIN/B Bias Voltage <br> (V) |
| :---: | :---: | :---: |
| 3.3 | 22 | 0.58 |
| 2.5 | 15 | 0.60 |
| 1.8 | 10 | 0.58 |

## Renesas

### 2.5V Differential LVPECL Clock Input Interface

The maximum DC 2.5V LVPECL voltage meets the VIH max CLKIN requirement. Therefore, 2.5 V LVPECL can be connected directly to the CLKIN terminals without AC coupling


## CLKIN, CLKINB Input Driven by a 2.5V LVPECL Driver

## Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.
www.idt.com/document/psc/24-vfqfpn-package-outline-drawing-40-x-40-x-09-mm-body-05mm-pitch-epad-280-x-280-mm-nlg24p2

## Marking Diagram



1. Line 1 is the truncated part number.
2. "ddd" denotes dash code.
3. "YWW" is the last digit of the year and week that the part was assembled.
4. "**" denotes lot number.
5. "\$" denotes mark code.

## Ordering Information

| Part / Order Number | Shipping Packaging | Package | Temperature |
| :---: | :---: | :---: | :---: |
| 5P49V5923BdddNLGI | Tubes | 24-pin VFQFPN | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| 5P49V5923BdddNLG18 | Tape and Reel | 24-pin VFQFPN | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |

"G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

## Revision History

| Date | Description of Change |
| :---: | :--- |
| February 21, 2019 | Updated Package Outline Drawings section with dynamic link and text. |
| March 3, 2017 | Updated POD drawings and legal disclaimer. |
| February 24, 2017 | 1. Added "Output Alignment" section. <br> 2. Update "Output Divides" section. |

## Renesns



BOTTOM VIEW

NOTES:

1. DIMENSIONING AND TOLERANCING CONFORME TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS.


RECOMMENDED LAND PATTERN DIMENSION

NOTES:

1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
2. TOP DOWN VIEW, AS VIEWED ON PCB.
3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

| Package Revision History |  |  |
| :--- | :--- | :--- |
| Date Created | Rev No. | Description |
| Nov 2, 2018 | Rev 02 | New Format, Recalculate Land Pattern |
| Oct 12, 2016 | Rev 01 | Add Chamfer |

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Generators \& Support Products category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
CV183-2TPAG 950810CGLF 9DBV0741AKILF 9VRS4420DKLF CY25404ZXI226 CY25422SXI-004 MPC9893AE NB3H515001MNTXG PL602-20-K52TC ICS557GI-03LF PI6LC48P0101LIE 82P33814ANLG 840021AGLF ZL30244LFG7 PI6LC48C21LE ZL30245LFG7 PI6LC48P0405LIE PI6LC48P03LE MAX24505EXG+ ZL30163GDG2 5L1503L-000NVGI8 ZL30673LFG7 MAX24188ETK2 ZL30152GGG2 5L1503-000NVGI8 PI6C557-01BZHIEX PI6LC48C21LIE CY2542QC002 5P35023-106NLGI 5X1503L-000NLGI8 ZL30121GGG2V2 ZL30282LDG1 ZL30102QDG1 ZL30159GGG2 DS1070K ZL30145GGG2 ZL30312GKG2 MAX24405EXG2 ZL30237GGG2 SY100EL34LZG 9FGV1002BQ506LTGI AD9518-4ABCPZ MX852BB0030 PI6LC4840ZHE AD9516-0BCPZ-REEL7 AD9574BCPZ-REEL7 PL602-21TC-R ZL30105QDG1 ZL30100QDG1 ZL30142GGG2

