RENESAS 2.5V Single Data Rate 1:10 Clock Buffer Terabuffer™

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016 DATASHEET

FEATURES:

- Guaranteed Low Skew < 125ps (max)
- · Very low duty cycle distortion
- High speed propagation delay < 2.5ns. (max)
- Up to 250MHz operation
- Very low CMOS power levels
- 1.5V VDDQ for HSTL interface
- · Hot insertable and over-voltage tolerant inputs
- 3-level inputs for selectable interface
- Selectable HSTL, eHSTL, 1.8V / 2.5V LVTTL, or LVEPECL input interface
- Selectable differential or single-ended inputs and ten single-ended outputs
- 2.5V VDD
- Available in TSSOP package
- NOT RECOMMENDED FOR NEW DESIGNS
- For new designs use functional replacement 8T39S11

APPLICATIONS:


Clock and signal distribution

FUNCTIONAL BLOCK DIAGRAM


DESCRIPTION:

The 5T907 2.5V single data rate (SDR) clock buffer is a user-selectable single-ended or differential input to ten single-ended outputs buffer built on advanced metal CMOS technology. The SDR clock buffer fanout from a single or differential input to ten single-ended outputs reduces the loading on the preceding driver and provides an efficient clock distribution network. The 5T907 can act as a translator from a differential HSTL, eHSTL, 1.8V/2.5V LVTTL, LVEPECL, or single-ended 1.8V/2.5V LVTTL input to HSTL, eHSTL, 1.8V/2.5V LVTTL outputs. Selectable interface is controlled by 3-level input signals that may be hard-wired to appropriate high-mid-low levels.

The 5T907 has two output banks that can be asynchronously enabled/ disabled. Multiple power and grounds reduce noise.



PIN CONFIGURATION



TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
Vdd	Power Supply Voltage ²²	-0.5 to +3.6	V
Vddo	Output Power Supply	-0.5 to +3.6	V
VI	Input Voltage	-0.5 to +3.6	V
Vo	Output Voltage®	-0.5 to VDDO +0.5	V
VREF	Reference Voltage®	-0.5 to +3.6	V
TSTG	Storage Temperature	-65 to +165	°C
τJ	Junction Temperature	150	°C

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VDDo and VDD internally operate independently. No power sequencing requirements need to be met.

3. Not to exceed 3.6V.

CAPACITANCE(1) (TA = +25°C, F = 1.0MHz)

Svn	nbol	Parameter	Min	Tvd.	Max.	Unit
Cin		Input Capacitance	—	3.5	_	pF

NOTE:

1. This parameter is measured at characterization but not tested. Capacitance applies to all inputs except RxS and TxS.

RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Тур.	Max.	Unit
Та	Ambient Operating Temperature	-40	+25	+85	°C
VDD ⁽¹⁾	Internal Power Supply Voltage	2.4	2.5	2.6	V
	HSTL Output Power Supply Voltage	1.4	1.5	1.6	V
VDDQ ⁽¹⁾	Extended HSTL and 1.8V LVTTL Output Power Supply Voltage	1.65	1.8	1.95	V
	2.5V LVTTL Output Power Supply Voltage		Vdd		V
VT	Termination Voltage		Vddo / 2		V

NOTE:

1. All power supplies should operate in tandem; if Vob or Vobo is at a maximum, then Vobo or Vob (respectively) should be at a maximum, and vice-versa.

PIN DESCRIPTION

Symbol	I/O	Туре	Description
A		Adjustable ⁽¹⁾	Clock input. A is the "true" side of the differential clock input. If operating in single-ended mode, A is the clock input.
Ā/Vref	I	Adjustable ⁽¹⁾	Complementary clock input. Ā/VREF is the "complementary" side of A if the input is in differential mode. If operating in single-ended mode, Ā/VREF is connected to GND. For single-ended operation in differential mode, Ā/VREF should be set to the desired toggle voltage for A:
			2.5V LVTTL VREF = 1250mV
			1.8V LVTTL, eHSTL VREF = 900mV
			HSTL VREF = 750mV
			LVEPECL VREF = 1082mV
G1	Ι	LVTTL ⁽⁵⁾	Gate for outputs Q1 through Q5. When $\overline{G1}$ is LOW, these outputs are enabled. When $\overline{G1}$ is HIGH, these outputs are asynchronously disabled to the level designated by GL ⁽⁴⁾ .
G2	I	LVTTL ⁽⁵⁾	Gate for outputs Q ₆ through Q ₁₀ . When $\overline{G2}$ is LOW, these outputs are enabled. When $\overline{G2}$ is HIGH, these outputs are asyn- chronously disabled to the level designated by GL ⁽⁴⁾ .
GL		LVTTL ⁽⁵⁾	Specifies output disable level. If HIGH, the outputs disable HIGH. If LOW, the outputs disable LOW.
Qn	0	Adjustable ⁽²⁾	Clock outputs
RxS		3 Level ⁽³⁾	Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) clock input or differential (LOW) clock input
TxS	I	3 Level ⁽³⁾	Sets the drive strength of the output drivers to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL (LOW) compatible. Used in conjunction with VDpo to set the interface levels.
Vdd		PWR	Power supply for the device core and inputs
Vddq		PWR	Power supply for the device outputs. When utilizing 2.5V LVTTL outputs, VDD0 should be connected to VDD.
GND		PWR	Power supply return for all power

NOTES:

1. Inputs are capable of translating the following interface standards. User can select between:

Single-ended 2.5V LVTTL levels Single-ended 1.8V LVTTL levels or Differential 2.5V/1.8V LVTTL levels

Differential HSTL and eHSTL levels Differential LVEPECL levels

2. Outputs are user selectable to drive 2.5V, 1.8V LVTTL, eHSTL, or HSTL interface levels when used with the appropriate VDDQ voltage.

3. 3 level inputs are static inputs and must be tied to VDD or GND or left floating. These inputs are not hot-insertable or over-voltage tolerant.

4. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.

5. Pins listed as LVTTL inputs will accept 2.5V signals when RxS = HIGH or 1.8V signals when RxS = LOW or MID.

INPUT/OUTPUT SELECTION⁽¹⁾

2.5V LVTTL	2.5V LVTTL SE	LIGTI
	Z.SV LVIIL SE	eHSTL
	1.8V LVTTL SE	
	2.5V LVTTL DSE	
	1.8V LVTTL DSE	
	LVEPECL DSE	
	eHSTL DSE	
	HSTL DSE	
	2.5V LVTTL DIF	
	1.8V LVTTL DIF	
	LVEPECL DIF	
	eHSTL DIF	
	HSTL DIF	
1.8V LVTTL	2.5V LVTTL SE	HSTL
	1.8V LVTTL SE	
	2.5V LVTTL DSE	
	1.8V LVTTL DSE	
	LVEPECL DSE	
	eHSTL DSE	
	HSTL DSE	
	2.5V LVTTL DIF	
	1.8V LVTTL DIF	
	LVEPECL DIF	
	eHSTL DIF	
	HSTL DIF	
	1.8V LVTTL	1.8V LVTTL DSELVEPECL DSEeHSTL DSE2.5V LVTTL DIF1.8V LVTTL DIFLVEPECL DIFeHSTL DIFHSTL DIF1.8V LVTTL2.5V LVTTL SE2.5V LVTTL SE1.8V LVTTL DSE1.8V LVTTL DIF1.8V LVTTL DIF

NOTE:

1. The INPUT/OUTPUT SELECTION Table describes the total possible combinations of input and output interfaces. Single-Ended (SE) inputs in a single-ended mode require the \overline{A}/V_{REF} pin to be connected to GND. Differential Single-Ended (DSE) is for single-ended operation in differential mode, requiring a VREF. Differential (DIF) inputs are used only in differential mode.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Test Conditions		Min.	Max	Unit
Vihh	Input HIGH Voltage Level ⁽¹⁾	3-Level Inputs Only		VDD - 0.4	_	V
VIMM	Input MID Voltage Level ⁽¹⁾	3-Level Inputs Only		Vpp/2 - 0.2	VDD/2 + 0.2	V
VILL	Input LOW Voltage Level ⁽¹⁾	3-Level Inputs Only		_	0.4	V
	3-Level Input DC Current (RxS, TxS)	Vin = Vdd	HIGH Level	_	200	
13		Vin = Vdd/2	MID Level	-50	+50	μΑ
		Vin = GND	LOW Level	-200	—	

NOTE:

1. These inputs are normally wired to Vob, GND, or left floating. Internal temination resistors bias unconnected inputs to Vob/2.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR HSTL⁽¹⁾

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽⁷⁾	Max	Unit
Input Chara	cteristics	•					
IH	Input HIGH Current ⁽⁹⁾	$V_{DD} = 2.6V$	$V_I = V_{DDO}/GND$		_	±5	μA
lıL	Input LOW Current ⁽⁹⁾	VDD = 2.6V	VI = GND/VDDQ		_	±5	
Vik	Clamp Diode Voltage	Vdd = 2.4V, Iin = -1	8mA	_	- 0.7	- 1.2	V
Vin	DC Input Voltage			- 0.3		+3.6	V
VDIF	DC Differential Voltage ^(2,8)			0.2		_	V
Vсм	DC Common Mode Input Voltage ^(3,8)			680	750	900	mV
Vih	DC Input HIGH ^(4,5,8)			Vref + 100		_	mV
VIL	DC Input LOW ^(4,6,8)			_		Vref - 100	mV
Vref	Single-Ended Reference Voltage ^(4,8)			_	750	_	mV
Jutput Cha	racteristics	1					

Voh	Output HIGH Voltage	Iон = -8mA	Vddo - 0.4	—	V
		Іон = -100µА	Vddq - 0.1		V
Vol	Output LOW Voltage	Iol = 8mA	_	0.4	V
		Iol = 100μA	—	0.1	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

- 3. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.
- 4. For single-ended operation, in differential mode, \overline{A}/V_{REF} is tied to the DC voltage V_{REF}.
- 5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 7. Typical values are at VDD = 2.5V, VDDQ = 1.5V, +25°C ambient.
- 8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
- 9. For differential mode (RxS = LOW), A and \overline{A} /VREF must be at the opposite rail.

POWER SUPPLY CHARACTERISTICS FOR HSTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
lddo	Quiescent Vod Power Supply Current	VDDQ = Max., Reference Clock = LOW ⁽³⁾	20	30	mA
Ισροο	Quiescent Vodo Power Supply Current	Outputs enabled. All outputs unloaded VDDQ = Max., Reference Clock = LOW ⁽³⁾ Outputs enabled. All outputs unloaded	0.1	0.3	mA
Iddd	Dynamic Vod Power Supply Current per Output	$V_{DD} = Max., V_{DDQ} = Max., CL = 0pF$	20	30	μA/MHz
DDDDQ	Dynamic Vodo Power Supply Current per Output	VDD = Max., VDDQ = Max., CL = 0pF	30	50	µA/MHz
Ітот	Total Power VDD Supply Current	VDDQ = 1.5V, FREFERENCE CLOCK = 100MHz, CL = 15pF VDDQ = 1.5V, FREFERENCE CLOCK = 250MHz, CL = 15pF	20	40	mA
Ιτοτο	Total Power Vodo Supply Current	VDDQ = 1.5V, FREFERENCE CLOCK = 100MHz, CL = 15pF	35	70	mA
		VDDQ = 1.5V, FREFERENCE CLOCK = 250MHZ, CL = 15pF	50	100	

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

2. The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR HSTL

Symbol	Parameter	Value	Units
VDIF	Input Signal Swing ⁽¹⁾	1	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	750	mV
Vthi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	1	V/ns

NOTES:

1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the VDIF (AC) specification under actual use conditions.

2. A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR eHSTL⁽¹⁾

Symbol	Parameter	Test Conditions		Min.	Тур.(7)	Мах	Unit
Input Chara	cteristics	•		• • •		·	
ШH	Input HIGH Current ⁽⁹⁾	$V_{DD} = 2.6V$	$V_I = V_{DDO}/GND$			±5	μA
lı_	Input LOW Current ⁽⁹⁾	VDD = 2.6V	VI = GND/VDDQ		_	±5	
Vik	Clamp Diode Voltage	Vdd = 2.4V, Iin = -1	8mA		- 0.7	- 1.2	V
Vin	DC Input Voltage			- 0.3		+3.6	V
Vdif	DC Differential Voltage ^(2,8)			0.2		_	V
Vсм	DC Common Mode Input Voltage ^(3,8)			800	900	1000	mV
Vih	DC Input HIGH ^(4,5,8)			VREF + 100		_	mV
VIL	DC Input LOW ^(4,6,8)					Vref - 100	mV
Vref	Single-Ended Reference Voltage ^(4,8)			-	900	_	mV
Output Cha	racteristics	·					

Voh	Output HIGH Voltage	Iон = -8mA	Vddo - 0.4	—	V
		Іон = -100μА	Vddo - 0.1	_	V
Vol	Output LOW Voltage	Iol = 8mA	_	0.4	V
		Ιοι = 100μΑ	_	0.1	V
NOTES	1		1 1	1	1

1. See RECOMMENDED OPERATING RANGE table.

2. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

3. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.

4. For single-ended operation, in a differential mode, A/VREF is tied to the DC voltage VREF.

5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.

6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.

7. Typical values are at VDD = 2.5V, VDDQ = 1.8V, +25°C ambient.

8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.

9. For differential mode (RxS = LOW), A and \overline{A}/V_{REF} must be at the opposite rail.

POWER SUPPLY CHARACTERISTICS FOR eHSTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
Iddq	Quiescent Vod Power Supply Current	VDDQ = Max., Reference Clock = LOW ⁽³⁾	20	30	mA
		Outputs enabled, All outputs unloaded			
Ισσοσ	Quiescent VDDQ Power Supply Current	VDDQ = Max., Reference Clock = LOW ⁽³⁾	0.1	0.3	mA
		Outputs enabled. All outputs unloaded			
lddd	Dynamic Vod Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	20	30	μA/MHz
	Current per Output				
IDDDQ	Dynamic Vodo Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	40	60	μA/MHz
	Current per Output				
Ітот	Total Power Vod Supply Current	VDDQ = 1.8V, FREFERENCE CLOCK = 100MHz, CL = 15pF	20	40	mA
		VDD0 = 1.8V, FREFERENCE CLOCK = 250MHZ, CL = 15pF	35	50	
Ιτοτο	Total Power Vodo Supply Current	VDDQ = 1.8V, FREFERENCE CLOCK = 100MHz, CL = 15pF	40	80	mA
		VDDQ = 1.8V, FREFERENCE CLOCK = 250MHZ, CL = 15pF	80	160	

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR eHSTL

Symbol	Parameter	Value	Units
VDIF	Input Signal Swing ⁽¹⁾	1	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	900	mV
Vthi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	1	V/ns

NOTES:

1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the VDIF (AC) specification under actual use conditions.

2. A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR LVEPE-CL⁽¹⁾

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽²⁾	Max	Unit
Input Chara	cteristics	•		•			L
ШH	Input HIGH Current ⁽⁶⁾	$V_{DD} = 2.6V$	$V_I = V_{DDO}/GND$			±5	μA
	Input LOW Current ⁽⁶⁾	VDD = 2.6V	VI = GND/VDDQ			±5	
Vik	Clamp Diode Voltage	VDD = 2.4V, IIN = -	-18mA		- 0.7	- 1.2	V
Vin	DC Input Voltage			- 0.3		3.6	V
Vсм	DC Common Mode Input Voltage ^(3,5)			915	1082	1248	mV
VREF	Single-Ended Reference Voltage ^(4,5)				1082	_	mV
VIH	DC Input HIGH			1275		1620	mV
VIL	DC Input LOW			555	_	875	mV

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. Typical values are at VDD = 2.5V, +25°C ambient.

- 3. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.
- 4. For single-ended operation while in differential mode, A/VREF is tied to the DC voltage VREF.
- 5. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
- 6. For differential mode (RxS = LOW), A and A/VREF must be at the opposite rail.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR LVEPECL

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	732	mV
Vx	Differential Input Signal Crossing Point ⁽²⁾	1082	mV
Vthi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	1	V/ns

NOTES:

1. The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the VDIF (AC) specification under actual use conditions.

2. A 1082mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 2.5V LVTTL⁽¹⁾

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽⁸⁾	Max	Unit
Input Chara	cteristics	•		· · ·			
LIH	Input HIGH Current ⁽¹⁰⁾	Vdd = 2.6V	VI = VDDQ/GND		—	±5	μA
	Input LOW Current ⁽¹⁰⁾	VDD = 2.6V	VI = GND/VDDQ			±5	
Vik	Clamp Diode Voltage	Vdd = 2.4V, IIN =	-18mA		- 0.7	- 1.2	V
Vin	DC Input Voltage			- 0.3		+3.6	V
Single-Ende	ed Inputs ⁽²⁾	1		_11		1 1	
Vih	DC Input HIGH			1.7			V
VIL	DC Input LOW			-		0.7	V
Differential	Inputs					• • • •	
Vdif	DC Differential Voltage ^(3,9)			0.2			V
Vсм	DC Common Mode Input Voltage ^(4,9)			1150	1250	1350	mV
Vih	DC Input HIGH ^(5,6,9)			Vref + 100		_	mV
VIL	DC Input LOW ^(5,7,9)					Vref - 100	mV
Vref	Single-Ended Reference Voltage ^(5,9)				1250	-	mV
Output Cha	racteristics	•		_,I		1	

Voh	Output HIGH Voltage	lон = -12mA	Vddq - 0.4		V
		Іон = -100μА	Vddo - 0.1	_	V
Vol	Output LOW Voltage	Iol = 12mA	_	0.4	V
		Iol = 100µA	_	0.1	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. For 2.5V LVTTL single-ended operation, the RxS pin is tied HIGH and AVREF is tied to GND.

3. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

4. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.

5. For single-ended operation, in differential mode, A/VREF is tied to the DC voltage VREF.

6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.

7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.

8. Typical values are at VDD = 2.5V, VDDQ = VDD, +25°C ambient.

9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.

10. For differential mode (RxS = LOW), A and \overline{A}/V_{REF} must be at the opposite rail.

POWER SUPPLY CHARACTERISTICS FOR 2.5V LVTTL OUTPUTS ⁽¹⁾
--

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
IDDQ	Quiescent Vod Power Supply Current	VDDQ = Max., Reference Clock = LOW ⁽³⁾	20	30	mA
		Outputs enabled, All outputs unloaded			
Ισροο	Quiescent Voda Power Supply Current	VDDQ = Max., Reference Clock = LOW ⁽³⁾	0.1	0.3	mA
		Outputs enabled. All outputs unloaded			
IDDD	Dynamic Vod Power Supply	VDD = Max., VDDQ = Max., CL = OpF	25	40	μA/MHz
	Current per Output				
Idddq	Dynamic Vodo Power Supply	Vdd = Max., Vddq = Max., CL = OpF	40	70	μA/MHz
	Current per Output				
Ітот	Total Power Vod Supply Current	VDDQ = 2.5V, FREFERENCE CLOCK = 100MHz, CL = 15pF	25	40	mA
		VDD0 = 2.5V, FREFERENCE CLOCK = 200MHZ, CL = 15pF	40	70	-
Ιτοτο	Total Power VDDQ Supply Current	VDDQ = 2.5V, FREFERENCE CLOCK = 100MHz, CL = 15pF	40	80	mA
		VDDQ = 2.5V, FREFERENCE CLOCK = 200MHZ, CL = 15pF	100	200	1

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR 2.5V LVTTL

Symbol	Parameter	Value	Units
VDIF	Input Signal Swing ⁽¹⁾	Vdd	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	Vpd/2	V
Vthi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	2.5	V/ns

NOTES:

1. A nominal 2.5V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the VDIF (AC) specification under actual use conditions.

2. A nominal 1.25V crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 2.5V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

SINGLE-ENDED INPUT AC TEST CONDITIONS FOR 2.5V LVTTL

Symbol	Parameter	Value	Units
VIH	Input HIGH Voltage	Vdd	V
VIL	Input LOW Voltage	0	V
Vthi	Input Timing Measurement Reference Level ⁽¹⁾	Vdd/2	V
tr, tr	Input Signal Edge Rate ⁽²⁾	2	V/ns

NOTES:

1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.

2. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 1.8V LVTTL⁽¹⁾

Symbol	Parameter	lest Conditions		Min.	Typ. ⁽⁸⁾	Max	Unit
nput Chara	acteristics	1				1 1	
Iн	Input HIGH Current ⁽¹²⁾	VDD = 2.6V	VI = VDDO/GND		_	±5	μA
lı.	Input LOW Current ⁽¹²⁾	VDD = 2.6V	VI = GND/VDDQ			±5	
Vik	Clamp Diode Voltage	VDD = 2.4V, IIN =	-18mA		- 0.7	- 1.2	V
Vin	DC Input Voltage			- 0.3		VDDQ + 0.3	V
Single-End	led inputs ⁽²⁾			-		1	
Vih	DC Input HIGH			1.073(10)			V
VIL	DC Input LOW					0.683(11)	V
Differential	Inputs			1 1		1 1	
VDIF	DC Differential Voltage ^(3,9)			0.2			V
Vсм	DC Common Mode Input Voltage ^(4,9)			825	900	975	mV
Vih	DC Input HIGH ^(5,6,9)			Vref + 100			mV
VIL	DC Input LOW ^(5,7,9)			_		Vref - 100	mV
VREF	Single-Ended Reference Voltage ^(5,9)			_	900		mV
Output Cha	aracteristics			1		1 1	
Vон	Output HIGH Voltage	Iон = -6mA		Vddo - 0.4		<u> </u>	V
		Іон = -100µА		Vddo - 0.1			V
Voi	Output LOW Voltage	loi = 6mA				0.4	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

 $IOL = 100 \mu A$

- 3. VDIF specifies the minimum input differential voltage (VTR VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 4. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.
- 5. For single-ended operation in differential mode, Ā/VREF is tied to the DC voltage VREF. The input is guaranteed to toggle within ±200mV of VREF when VREF is constrained within ±600mV and VDDI-600mV, where VDDI is the nominal 1.8V power supply of the device driving the A input. To guarantee switching in voltage range specified in the JEDEC 1.8V LVTTL interface specification, VREF must be maintained at 900mV with appropriate tolerances.
- 6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 8. Typical values are at VDD = 2.5V, VDDO = 1.8V, +25°C ambient.
- 9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. The correct input interface table should be referenced.
- 10. This value is the worst case minimum VIH over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is VIH = 0.65 VDD where VDD is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value (VIH = 0.65 [1.8 0.15V]) rather than reference against a nominal 1.8V supply.
- 11. This value is the worst case maximum VIL over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is VIL = 0.35 VDD where VDD is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value (VIL = 0.35 [1.8 + 0.15V]) rather than reference against a nominal 1.8V supply.
- 12. For differential mode (RxS = LOW), A and \overline{A}/V_{REF} must be at the opposite rail.

V

0.1

^{2.} For 1.8V LVTTL single-ended operation, the RxS pin is allowed to float or tied to VDD/2 and A/VREF is tied to GND.

POWER SUPPLY CHARACTERISTICS FOR 1.8V LVTTL OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions ⁽²⁾	Тур.	Max	Unit
Idda	Quiescent Vod Power Supply Current	VDDQ = Max., Reference Clock = LOW ⁽³⁾	20	30	mA
		Outputs enabled. All outputs unloaded			
IDDQQ	Quiescent VDDQ Power Supply Current	VDDQ = Max., Reference Clock = LOW ⁽³⁾	0.1	0.3	mA
		Outputs enabled. All outputs unloaded			
lddd	Dynamic Vod Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	20	40	μA/MHz
	Current per Output				
IDDDQ	Dynamic Vodo Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	55	80	μA/MHz
	Current per Output				
Ітот	Total Power Vod Supply Current	VDDQ = $1.8V$, Freference clock = $100MHz$, Cl = $15pF$	25	40	mA
		VDDQ = 1.8V, FREFERENCE CLOCK = 200MHZ, CL = 15pF	40	60	
Ιτοτο	Total Power VDDQ Supply Current	VDDQ = $1.8V$, Freference clock = $100MHz$, Cl = $15pF$	55	110	mA
		VDDQ = 1.8V, FREFERENCE CLOCK = 200MHZ, CL = 15pF	130	260	1

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.

2. The termination resistors are excluded from these measurements.

3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR 1.8V LVTTL

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	Vddi	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	Vddi/2	mV
Vthi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	1.8	V/ns

NOTES:

1. Vbbl is the nominal 1.8V supply (1.8V ± 0.15V) of the part or source driving the input. A nominal 1.8V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the Vbl (AC) specification under actual use conditions.

2. A nominal 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. Compliant devices must meet the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 1.8V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

SINGLE-ENDED INPUT AC TEST CONDITIONS FOR 1.8V LVTTL

Symbol	Parameter	Value	Units
Vih	Input HIGH Voltage ⁽¹⁾	Vddi	V
VIL	Input LOW Voltage	0	V
Vthi	Input Timing Measurement Reference Level ⁽²⁾	Vddi/2	mV
tr, tr	Input Signal Edge Rate ⁽³⁾	2	V/ns

NOTES:

1. VDDI is the nominal 1.8V supply (1.8V \pm 0.15V) of the part or source driving the input.

2. A nominal 900mV timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.

3. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE⁽⁷⁾

Symbol	Parameter	Min.	Тур.	Мах	Unit		
kew Parameters							
tsk(o)	Same Device Output Pin-to-Pin Skew ⁽¹⁾	Single-Ended and Differential Modes	—	-	125	ps	
		Single-Ended in Differential Mode (DSE)	—	125			
tsk(p) ⁽²⁾	Pulse Skew ⁽³⁾	Single-Ended and Differential Modes	-	—	300	ps	
		Single-Ended in Differential Mode (DSE)	_	300			
tsк(р) ⁽⁴⁾	Pulse Skew ⁽³⁾	Single-Ended and Differential Modes	-	—	350	ps	
		Single-Ended in Differential Mode (DSE)	_	350			
dT ⁽⁵⁾	Duty Cycle	1	40	_	60	%	
tsk(pp)	Part-to-Part Skew ⁽⁶⁾	Single-Ended and Differential Modes	-	—	300	ps	
		Single-Ended in Differential Mode (DSE)	_	300	_		
ropagation Delay	y	· · ·					
t PLH	Propagation Delay A to Qn		-	—	2.5	ns	
t phl							
tr	Output Rise Time (20% to 80%)	2.5V / 1.8V LVTTL Outputs	350	—	1050	ps	
		HSTL / eHSTL Outputs	350	_	1350		
tF	Output Fall Time (20% to 80%)	2.5V / 1.8V LVTTL Outputs	350	_	1050	ps	
		HSTL / eHSTL Outputs	350		1350		
fo	Frequency Range (HSTL/eHSTL outputs)		-	_	250	MHz	
	Frequency Range (2.5V/1.8V LVTTL outputs)			_	200		
utput Gate Enab	le/Disable Delay	•					
t PGE	Output Gate Enable to On		_	_	3.5	ns	
tpgd	Output Gate Enable to Qn Driven to GL Designated Level				3	ns	

NOTES:

1. Skew measured between all outputs under identical input and output interfaces, transitions, and load conditions on any one device.

2. For 1.8V LVTTL and eHSTL outputs only.

3. Skew measured is difference between propagation times tPLH and tPHL of any output under identical input and output interfaces, transitions, and load conditions on any one device.

4. For 2.5V LVTTL outputs only.

5. For HSTL outputs only.

6. Skew measured is the magnitude of the difference in propagation times between any outputs of two devices, given identical transitions and load conditions at identical VDD/VDDQ levels and temperature.

7. Guaranteed by design.

AC DIFFERENTIAL INPUT SPECIFICATIONS⁽¹⁾

Symbol	Parameter	Min.	Тур.	Max	Unit
t w	Reference Clock Pulse Width HIGH or LOW (HSTL/eHSTL outputs) ⁽²⁾	1.73	_	_	ns
	Reference Clock Pulse Width HIGH or LOW (2.5V / 1.8V LVTTL outputs) ⁽²⁾	2.17			1
HSTL/eHSTL/1.8	V LVTTL/2.5V LVTTL	1			1
VDIF	AC Differential Voltage ⁽³⁾	400	_		mV
ViH	AC Input HIGH ^(4,5)	Vx + 200			mV
VIL	AC Input LOW ^(4,6)			Vx - 200	mV
LVEPECL					1
VDIF	AC Differential Voltage ⁽³⁾	400			mV
ViH	AC Input HIGH ⁽⁴⁾	1275			mV
VIL	AC Input LOW ⁽⁴⁾			875	mV
NOTES:		I	I	l	1

NOTES:

1. For differential input mode, RxS is tied to GND.


2. Both differential input signals should not be driven to the same level simultaneously. The input will not change state until the inputs have crossed and the voltage range defined by VDIF has been met or exceeded.

3. Differential mode only. VDIF specifies the minimum input voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. The AC differential voltage must be achieved to guarantee switching to a new state.

4. For single-ended operation, ĀVREF is tied to DC voltage (VREF). Refer to each input interface's DC specification for the correct VREF range.

5. Voltage required to switch to a logic HIGH, single-ended operation only.

6. Voltage required to switch to a logic LOW, single-ended operation only.



AC TIMING WAVEFORMS

Propagation and Skew Waveforms


NOTES:

1. tPHL and tPLH signals are measured from the input passing through VTHI or input pair crossing to Qn passing through VTHO.

2. Pulse Skew is calculated using the following expression:

tsk(p) = | tphl - tplh |

where tPHL and tPLH are measured on the controlled edges of any one output from rising and falling edges of a single pulse. Please note that the tPHL and tPLH shown are not valid measurements for this calculation because they are not taken from the same pulse.




Gate Disable/Enable Showing Runt Pulse Generation

NOTE:

As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time their Gx signals to avoid this problem

TEST CIRCUITS AND CONDITIONS




Test Circuit for Differential Input⁽¹⁾

DIFFERENTIAL INPUT TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.1V$	Unit
R1	100	Ω
R2	100	Ω
Vddi	Vcm*2	V
Vthi	HSTL: Crossing of A and A eHSTL: Crossing of A and A LVEPECL: Crossing of A and A 1.8V LVTTL: Vddi/2 2.5V LVTTL: Vdd/2	V

NOTE:

 This input configuration is used for all input interfaces. For single-ended testing, the VIN input is tied to GND. For testing single-ended in differential input mode, the VIN is left floating.




Test Circuit for SDR Outputs

SDR OUTPUT TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.1V$	Unit
	VDDO = Interface Specified	
CL	15	٦a
R1	100	Ω
R2	100	Ω
Vтно	Vddq / 2	V

ORDERING INFORMATION



REVISION HISTORY

Rev	Table	Page	Discription of Change	Date
А		1	NRND - Not Recommended for New Designs	5/20/13
А		17	Ordering Information - Removed PA leaded device. Updated data sheet format.	4/14/15
А		1	Product discontinuation notice - last time buy expires September 7, 2016. PDN# N-16-02	



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T PI6C4931502-04LIE NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX ZL40226LDG1 ZL40219LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB3N2304NZDTR2G NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK846BCPZ-REEL7