# IDT5T9302I

## PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPEMBER 7, 2016 DATA SHEET

### **General Description**

The IDT5T9302I 2.5V differential clock buffer is a user-selectable differential input to two LVDS outputs. The fanout from a differential input to two LVDS outputs reduces loading on the preceding driver and provides an efficient clock distribution network. The IDT5T9302I can act as a translator from a differential HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS input to LVDS outputs. A single-ended 3.3V / 2.5V LVTTL input can also be used to translate to LVDS outputs. The redundant input capability allows for an asynchronous change-over from a primary clock source to a secondary clock source. Selectable reference inputs are controlled by SEL.

The IDT5T9302I outputs can be asynchronously enabled/ disabled. When disabled, the outputs will drive to the value selected by the GL pin. Multiple power and grounds reduce noise.

### Applications

Clock distribution


### Features

- Guaranteed low skew: 50ps (maximum)
- Very low duty cycle distortion: 125ps (maximum)
- High speed propagation delay: 1.5ns (maximum)
- Up to 450MHz operation
- Selectable inputs
- · Hot insertable and over-voltage tolerant inputs
- 3.3V/2.5V LVTTL, HSTL eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML or LVDS input interface
- · Selectable differential inputs to two LVDS outputs
- Power-down mode
- 2.5V V<sub>DD</sub>
- -40°C to 85°C ambient operating temperature
- Available in Lead-free (RoHS 6) package
- Not Recommended For New Designs
- For functional replacement part use 8SLVP1102

### **Pin Assignment**

GND□	1	20	<b>A</b> 2
nPD	2	19	nA2
nc	3	18	GND
V <sub>DD</sub> □	4	17	VDD
nQ1 🗌	5	16	nQ2
Q1 🗌	6	15	🗆 Q2
V <sub>DD</sub>	7	14	
SEL	8	13	GL
nG□	9	12	nA1
GND□	10	11	_ A1

### Block Diagram



5T9302 Rev A 12/16/14

## Table 1. Pin Descriptions

Name		Туре	Description
A[1:2]	Input	Adjustable <sup>(1, 4)</sup>	Clock input. A[1:2] is the "true" side of the differential clock input.
nA[1:2]	Input	Adjustable <sup>(1, 4)</sup>	Complementary clock inputs. nA[1:2] is the complementary side of A[1:2]. For LVTTL single-ended operation, nA[1:2]should be set to the desired toggle voltage for A[1:2]: 3.3V LVTTL VREF = 1650mV 2.5V LVTTL VREF = 1250mV
nG	Input	LVTTL	Gate control for differential outputs Q1, nQ1 and Q2, nQ2. When nG is LOW, the differential outputs are active. When nG is HIGH, the differential outputs are asynchronously driven to the level designated by GL <sup>(2)</sup> . See Table 3A.
GL	Input	LVTTL	Specifies output disable level. If HIGH, "true" outputs disable HIGH and "complementary" outputs disable LOW. If LOW, "true" outputs disable LOW and "complementary" outputs disable HIGH. See Table 3A.
Q[1:2]	Output	LVDS	Clock outputs.
nQ[1:2]	Output	LVDS	Complementary clock outputs.
SEL	Input	LVTTL	Reference clock select. When LOW, selects A2 and nA2. When HIGH, selects A1 and nA1. See Table 3B.
nPD	Input	LVTTL	Power-down control. Shuts off entire chip. If LOW, the device goes into low power mode. Inputs and outputs are disabled. Both "true" and "complementary" outputs will pull to VDD. Set HIGH for normal operation. <sup>(3)</sup>
V <sub>DD</sub>		Power	Power supply for the device core and inputs.
GND		Power	Power supply return for all power.
nc	Unused		No connect; recommended to connect to GND.

NOTES:

- Inputs are capable of translating the following interface standards: Single-ended 3.3V and 2.5V LVTTL levels
   Differential HSTL and eHSTL levels
   Differential LVEPECL (2.5V) and LVPECL (3.3V) levels
   Differential LVDS levels
   Differential CML levels
- 2. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.
- 3. It is recommended that the outputs be disabled before entering power-down mode. It is also recommended that the outputs remain disabled until the device completes power-up after asserting nPD.
- 4. The user must take precautions with any differential input interface standard being used in order to prevent instability when there is no input signal.

### Table 2. Pin Characteristics (TA = +25°C, F = 1.0MHz)

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			3		pF

NOTE: This parameter is measured at characterization but not tested.

## **Function Tables**

#### Table 3A. Gate Control Output Table

Control	ontrol Output Outputs		
GL	nG	Q[1:2]	nQ[1:2]
0	0	Toggling	Toggling
0	1	LOW	HIGH
1	0	Toggling	Toggling
1	1	HIGH	LOW

#### Table 3B. Input Selection Table

Selection SEL pin	Inputs
0	A2, nA2
1	A1, nA1

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Power Supply Voltage, V <sub>DD</sub>	-0.5V to +3.6V	
Input Voltage, V <sub>I</sub>	-0.5V to +3.6V	
Output Voltage, V <sub>O</sub> Not to exceed 3.6V	-0.5 to V <sub>DD</sub> +0.5V	
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C	
Junction Temperature, T <sub>J</sub>	150°C	

### **Recommended Operating Range**

Symbol	Description	Minimum	Typical	Maximum	Units
ΤΑ	Ambient Operating Temperature	-40	+25	+85	°C
V <sub>DD</sub>	Internal Power Supply Voltage	2.3	2.5	2.7	V

## **DC Electrical Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical <sup>(2)</sup>	Maximum	Units
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> Power Supply Current	V <sub>DD</sub> = Max., All Input Clocks = LOW <sup>(2)</sup> ; Outputs enabled			240	mA
I <sub>TOT</sub>	Total Power V <sub>DD</sub> Supply Current	V <sub>DD</sub> = 2.7V; F <sub>REFERENCE</sub> Clock = 450MHz			250	mA
I <sub>nPD</sub>	Total Power Down Supply Current	nPD = LOW			5	mA

NOTE 1: These power consumption characteristics are for all the valid input interfaces and cover the worst case conditions. NOTE 2: The true input is held LOW and the complementary input is held HIGH.

Table 4B. LVCMOS/LVTTL DC Characteristics<sup>(1)</sup>,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical <sup>(2)</sup>	Maximum	Units
I <sub>IH</sub>	Input High Current	$V_{DD} = = 2.7 V$			±5	μA
IIL	Input Low Current	$V_{DD} = = 2.7 V$			±5	μA
V <sub>IK</sub>	Clamp Diode Voltage	$V_{DD} = 2.3V, I_{IN} = -18mA$		-0.7	-1.2	V
V <sub>IN</sub>	DC Input Voltage		-0.3		3.6	V
V <sub>IH</sub>	DC Input High Voltage		1.7			V
V <sub>IL</sub>	DC Input Low Voltage				0.7	V
V <sub>THI</sub>	DC Input Threshold Crossing Voltage			V <sub>DD</sub> /2		V
V	Single-Ended Reference Voltage (3)	3.3V LVTTL		1.65		V
V <sub>REF</sub>	Single-Ended Relevence Voltage	2.5V LVTTL		1.25	±5 -1.2 3.6	V

NOTE 1: See *Recommended Operating Range* table.

NOTE 2: Typical values are at  $V_{DD} = 2.5V$ , +25°C ambient.

NOTE 3: For A[1:2] single-ended operation, nA[1:2] is tied to a DC reference voltage.

### Table 4C. Differential DC Characteristics<sup>(1)</sup>, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical <sup>(2)</sup>	Maximum	Units
I <sub>IH</sub>	Input High Current	$V_{DD} = 2.7 V$			±5	μΑ
IIL	Input Low Current	V <sub>DD</sub> = 2.7V			±5	μA
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>DD</sub> = 2.3V, I <sub>IN</sub> = -18mA		-0.7	-1.2	V
V <sub>IN</sub>	DC Input Voltage		-0.3		3.6	V
V <sub>DIF</sub>	DC Differential Voltage <sup>(3)</sup>		0.1			V
V <sub>CM</sub>	DC Common Mode Input Voltage		0.05		V <sub>DD</sub>	V

NOTE 1: See *Recommended Operating Range* table.

NOTE 2: Typical values are at V<sub>DD</sub> = 2.5V, +25°C ambient.

NOTE 3: VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

NOTE 4: VCM specifies the maximum allowable range of (VTR + VCP) /2.

### **Table 4D. LVDS DC Characteristics**<sup>(1)</sup>, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical <sup>(2)</sup>	Maximum	Units
V <sub>OT(+)</sub>	Differential Output Voltage for the True Binary State		247		454	mV
V <sub>OT(-)</sub>	Differential Output Voltage for the False Binary State		247		454	mV
$\Delta V_{OT}$	Change in V <sub>OT</sub> Between Complementary Output States				50	mV
V <sub>OS</sub>	Output Common Mode Voltage (Offset Voltage)		1.125	1.2	1.375	V
$\Delta V_{OS}$	Change in V <sub>OS</sub> Between Complementary Output States				50	mV
I <sub>OS</sub>	Outputs Short Circuit Current	$V_{OUT+and} V_{OUT-} = 0V$		12	24	mA
I <sub>OSD</sub>	Differential Outputs Short Circuit Current	$V_{OUT+} = V_{OUT-}$		6	12	mA

NOTE 1: See Recommended Operating Range table.

NOTE 2: Typical values are at  $V_{DD} = 2.5V$ , +25°C ambient.

### **AC Electrical Characteristics**

#### Table 5A. HSTL Differential Input AC Characteristics, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Value	Units
V <sub>DIF</sub>	Input Signal Swing <sup>(1)</sup>	1	V
V <sub>X</sub>	Differential Input Signal Crossing Point <sup>(2)</sup>	750	mV
D <sub>H</sub>	Duty Cycle	50	%
V <sub>THI</sub>	Input Timing Measurement Reference Level <sup>(3)</sup>	Crossing Point	V
t <sub>R</sub> / t <sub>F</sub>	Input Signal Edge Rate <sup>(4)</sup>	2	V/ns

NOTE 1: The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

NOTE 2: A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

NOTE 3: In all cases, input waveform timing is marked at the differential cross-point of the input signals.

NOTE 4: The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

#### **Table 5B. eHSTL AC Differential Input Characteristics,** $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Value	Units	
V <sub>DIF</sub>	Input Signal Swing <sup>(1)</sup>	1	V	
V <sub>X</sub>	Differential Input Signal Crossing Point <sup>(2)</sup>	900	mV	
D <sub>H</sub>	Duty Cycle	50	%	
V <sub>THI</sub>	Input Timing Measurement Reference Level <sup>(3)</sup>	Crossing Point	V	
t <sub>R</sub> / t <sub>F</sub>	Input Signal Edge Rate <sup>(4)</sup>	2	V/ns	

NOTE 1: The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

NOTE 2: A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

NOTE 3: In all cases, input waveform timing is marked at the differential cross-point of the input signals.

NOTE 4: The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

#### Table 5C. LVEPECL (2.5V) and LVPECL (3.3V) Differential Input AC Characteristics, T<sub>A</sub> = -40°C to 85°C

Symbol	Parameter			Maximum	Units
V <sub>DIF</sub>	Input Signal Swing <sup>(1)</sup>		732	mV	
V <sub>X</sub>	Differential Input Crass Baint Valtage <sup>(2)</sup>	LVEPECL		1082	mV
	Differential Input Cross Point Voltage <sup>(2)</sup>	LVPECL		1880	mV
D <sub>H</sub>	Duty Cycle			50	%
V <sub>THI</sub>	Input Timing Measurement Reference Level <sup>(3)</sup>			Crossing Point	V
t <sub>R</sub> / t <sub>F</sub>	Input Signal Edge Rate <sup>(4)</sup>			2	V/ns

NOTE 1: The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

NOTE 2: A 1082mV LVEPECL (2.5V) and 1880 LVPECL (3.3V) crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

NOTE 3: In all cases, input waveform timing is marked at the differential cross-point of the input signals.

NOTE 4: The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

#### Table 5D. LVDS Differential Input AC Characteristics, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Maximum	Units
V <sub>DIF</sub>	Input Signal Swing <sup>(1)</sup>	400	mV
V <sub>X</sub>	Differential Input Cross Point Voltage <sup>(2)</sup>	1.2	V
D <sub>H</sub>	Duty Cycle	50	%
V <sub>THI</sub>	Input Timing Measurement Reference Level <sup>(3)</sup>	Crossing Point	V
t <sub>R</sub> / t <sub>F</sub>	Input Signal Edge Rate <sup>(4)</sup>	2	V/ns

NOTE 1: The 400mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

NOTE 2: A 1.2V crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

NOTE 3: In all cases, input waveform timing is marked at the differential cross-point of the input signals.

NOTE 4: The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

Symbol	Parameter	Minimum	Typical	Maximum	Units
V <sub>DIF</sub>	AC Differential Voltage <sup>(2)</sup>	0.1		3.6	V
V <sub>X</sub>	Differential Input Cross Point Voltage	0.05		V <sub>DD</sub>	V
V <sub>CM</sub>	Common Mode Input Voltage Range <sup>(3)</sup>	0.05		V <sub>DD</sub>	V
V <sub>IN</sub>	Input Voltage	-0.3		3.6	V/ns

#### Table 5E. AC Differential Input Characteristics<sup>(1)</sup>, $T_A = -40^{\circ}C$ to $85^{\circ}C$

NOTE 1: The output will not change state until the inputs have crossed and the minimum differential voltage range defined by V<sub>DIF</sub> has been met or exceeded.

NOTE 2:  $V_{DIF}$  specifies the minimum input voltage ( $V_{TR} - V_{CP}$ ) required for switching where  $V_{TR}$  is the "true" input level and  $V_{CP}$  is the "complement" input level. The AC differential voltage must be achieved to guarantee switching to a new state. NOTE 3:  $V_{CM}$  specifies the maximum allowable range of ( $V_{TR} + V_{CP}$ ) /2.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
<i>t</i> sk(o)	Same Device Output Pin-to-Pin Skew <sup>(2)</sup>				50	ps
<i>t</i> sk(p)	Pulse Skew <sup>(3)</sup>				125	ps
<i>t</i> sk(pp)	Part-to-Part Skew <sup>(4)</sup>				350	ps
tp <sub>LH</sub>	Propagation Delay, Low-to-High	A[1:2]/nA[1:2] Crosspoint		1.35	1.5	ns
tp <sub>HL</sub>	Propagation Delay, High-to-Low	to Qx/nQx Crosspoint		1.35	1.5	ns
fo	Output Frequency <sup>(6)</sup>				450	MHz
t <sub>PGE</sub>	Output Gate Enable Crossing VTHI-to-Qx/Qx Crosspoint				3.5	ns
t <sub>PGD</sub>	Output Gate Enable Crossing VTHI-to-Qx/Qx Crosspoint Driven to Designated Level				3.5	ns
t <sub>PWRDN</sub>	nPD Crossing $V_{THI}$ -to-Qx = $V_{DD}$ , Qx = $V_{DD}$				100	μS
t <sub>PWRUP</sub>	Output Gate Disable Crossing V <sub>THI</sub> to Qx/nQx Driven to Designated Level				100	μS

### Table 5E. AC Characteristics<sup>(1,5)</sup>, $T_A = -40^{\circ}C$ to $85^{\circ}C$

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: AC propagation measurements should not be taken within the first 100 cycles of startup.

NOTE 2: Skew measured between crosspoints of all differential output pairs under identical input and output interfaces, transitions and load conditions on any one device.

NOTE 3: Skew measured is the difference between propagation delay times tp<sub>HL</sub> and tp<sub>LH</sub> of any differential output pair under identical input and output interfaces, transitions and load conditions on any one device.


NOTE 4: Skew measured is the magnitude of the difference in propagation times between any single differential output pair of two devices, given identical transitions and load conditions at identical VDD levels and temperature.

NOTE 5: All parameters are tested with a 50% input duty cycle.

NOTE 6: Guaranteed by design but not production tested.

## **Differential AC Timing Waveforms**


Output Propagation and Skew Waveforms



NOTE 1: Pulse skew is calculated using the following expression:

 $tsk(p) = |tp_{HL} - tp_{LH}|$ 


Note that the  $tp_{HL}$  and  $tp_{LH}$  shown above are not valid measurements for this calculation because they are not taken from the same pulse. NOTE 2: AC propagation measurements should not be taken within the first 100 cycles of startup.



#### Differential Gate Disabled/Enable Showing Runt Pulse Generation

NOTE 1: As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time the nG signal to avoid this problem.

# RENESAS




NOTE 1: It is recommended that outputs be disabled before entering power-down mode. It is also recommended that the outputs remain disabled until the device completes power-up after asserting nPD.


NOTE 2: The *Power Down Timing* diagram assumes that GL is HIGH.

NOTE 3: It should be noted that during power-down mode, the outputs are both pulled to  $V_{DD}$ . In the *Power Down Timing* diagram this is shown when Qx/nQx goes to  $V_{DIF} = 0$ .


## **Parameter Measurement Information**



LVDS Output Load AC Test Circuit



Offset Voltage Setup



Differential Output Voltage Setup

## **Applications Information**

### **EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 1*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.






Figure 1. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)


# **Package Drawing and Dimensions**


Table 7. Package Dimensions for 20 Lead TSSOP, E-Pad


	All Dimension	is in Millimete	rs				
Symbol	Symbol Minimum Nominal Maximum						
N		20					
A			1.10				
A1	0.5		0.15				
A2	0.85	0.90	0.95				
aaa		0.076					
b	0.19		0.30				
b1	0.19	0.22	0.25				
bbb		0.10					
С	0.09		0.20				
c1	0.09	0.127	0.16				
D	6.40	6.50	6.60				
E1	4.30	4.40	4.50				
е		0.65 Basic					
E		6.40 Basic					
L	0.50	0.60	0.70				
Р			4.2				
P1			3.0				
cc	0°		8°				
























# RENESAS

## **Ordering Information**



#### Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
5T9302EJGI	IDT5T9302EJGI	"Lead-Free" 20 Lead TSSOP, E-Pad	Tube	-40°C to 85°C
5T9302EJGI8	IDT5T9302EJGI	"Lead-Free" 20 Lead TSSOP, E-Pad	Tape & Reel	-40°C to 85°C

# **Revision History Sheet**

Rev	Table	Page	Description of Change	
Α	Т8	13	Ordering information - Removed leaded devices	12/16/14
А		1	Product Discontinuation Notice - Last time buy expires September 7, 2016. PDN N-16-02.	3/10/16



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T PI6C4931502-04LIE NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX ZL40226LDG1 ZL40219LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK846BCPZ-REEL7 ADCLK854BCPZ-REEL7