


# HIGH-SPEED 2.5V 70T3339/19/99S 512/256/128K X 18 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

### Features:

- True Dual-Port memory cells which allow simultaneous access of the same memory location
- High-speed data access
  - Commercial: 3.4 (200MHz)/3.6ns (166MHz)/ 4.2ns (133MHz)(max.)
  - Industrial: 4.2ns (133MHz) (max.)
- Selectable Pipelined or Flow-Through output mode
- Counter enable and repeat features
- Dual chip enables allow for depth expansion without additional logic
- Interrupt and Collision Detection Flags
- Full synchronous operation on both ports
  - 5ns cycle time, 200MHz operation (14Gbps bandwidth)
  - Fast 3.4ns clock to data out
  - Data input, address, byte enable and control registers

- 1.5ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 200MHz
- Self-timed write allows fast cycle time
- Separate byte controls for multiplexed bus and bus matching compatibility
- Dual Cycle Deselect (DCD) for Pipelined Output Mode
- 2.5V (±100mV) power supply for core
- LVTTL compatible, selectable 3.3V (±150mV) or 2.5V (±100mV) power supply for I/Os and control signals on each port
- Industrial temperature range (-40°C to +85°C) is available at 133MHz
- Available in a 256-pin Ball Grid Array (BGA) and 208-pin fine pitch Ball Grid Array (fpBGA)
- Supports JTAG features compliant with IEEE 1149.1
- Green parts available, see ordering information

## Functional Block Diagram



### NOTES:

- 1. Address A<sub>18</sub> is a NC for the IDT70T3319. Also, Addresses A<sub>18</sub> and A<sub>17</sub> are NC's for the IDT70T3399.
- 2. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode.

NOVEMBER 2019



**Industrial and Commercial Temperature Ranges** 

### Description:

The IDT70T3339/19/99 is a high-speed 512/256/128k x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70T3339/19/99 has been optimized for applications having unidirec-

tional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{\text{CE}}$ 0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70T3339/19/99 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) is at 2.5V.



Pin Configuration (3,4,5,6)

70T3339/19/99 BC256<sup>(8)</sup> BCG256<sup>(8)</sup> 256-Pin BGA Top View

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
NC	TDI	NC	A17L <sup>(2)</sup>	<b>A</b> 14L	<b>A</b> 11L	<b>A</b> 8L	NC	CE1L	OEL	CNTENL	<b>A</b> 5L	<b>A</b> 2L	<b>A</b> 0L	NC	NC
B1 INTL	B2 NC	В3	B4	B5	B6	B7	B8	B9 CEol	B10	B11 REPEATL	B12 A4L	B13	B14	B15	B16
IINIL	NC	TDO	A18L <sup>(1)</sup>	<b>A</b> 15L	A <sub>12</sub> L	<b>A</b> 9L	ŪBL	CEOL	R/WL	REPEAIL	A4L	A1L	VDD	NC	NC
COLL	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
	I/O9L	Vss	<b>A</b> 16L	<b>A</b> 13L	<b>A</b> 10L	<b>A</b> 7L	NC	LBL	CLKL	ADSL	<b>A</b> 6L	<b>A</b> 3L	OPTL	NC	I/O8L
D1	D2	D3	D4	D5	D6	d7	d8	D9	D10	D11	D12	D13	D14	D15	D16
NC	I/O9R	NC	PIPE/FTL	Vddql	VDDQL	Vddqr	Vddqr	VDDQL	Vddql	VDDQR	Vddqr	VDD	NC	NC	I/ <b>O</b> 8R
E1		E3	E4	E5	E6	E7	E8	E9	E10	E11	E12	E13	E14	E15	E16
I/O10R		NC	VDDQL	VDD	Vdd	NC	Vss	Vss	Vss	VDD	VDD	VDDQR	NC	I/O7L	I/O7R
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15	F16
I/O11L	NC	I/O11R	Vddql	Vdd	NC	NC	Vss	Vss	Vss	Vss	VDD	VDDQR	I/O6R	NC	I/O6L
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12	G13	G14	G15	G16
NC	NC	I/O12L	Vddqr	Vss	Vss	<b>V</b> SS	Vss	Vss	Vss	Vss	Vss	VDDQL	I/ <b>O</b> 5L	NC	NC
H1	H2	нз	H4	H5	H6	H7	H8	H9	H10	H11	H12	H13	H14	H15	H16
NC	I/O12R	NC	Vddqr	Vss	Vss	<b>V</b> SS	Vss	<b>V</b> SS	Vss	Vss	Vss	VDDQL	NC	NC	I/O5R
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12	J13	J14	J15	J16
I/O13L	I/O14R	I/O13R	VDDQL	<b>ZZ</b> R	Vss	<b>V</b> SS	Vss	Vss	<b>V</b> SS	<b>V</b> ss	<b>ZZ</b> L	Vddqr	I/O4R	I/ <b>О</b> 3R	I/O4L
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12	K13	K14	K15	K16
NC	NC	I/O14L	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	VDDQR	NC	NC	I/O3L
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12	L13	L14	L15	L16
I/O15L	NC	I/O15R	Vddqr	VDD	NC	NC	Vss	Vss	Vss	Vss	Vdd	VDDQL	I/O2L	NC	I/O2R
M1	M2	мз	m4	M5	M6	M7	M8	M9	M10	M11	M12	M13	M14	M15	M16
I/O16R	I/O16L	NC	Vddqr	VDD	VDD	NC	Vss	Vss	Vss	VDD	VDD	VDDQL	I/O1R	I/O1L	NC
N1	N2	N3	N4	N5	N6	N7	n8	N9	N10	N11	N12	N13	N14	N15	N16
NC	I/O17R	NC	PIPE/FTR	VDDQR	VDDQR	<b>V</b> DDQL	Vddql	Vddqr	VDDQR	VDDQL	Vddql	VDD	NC	I/O0R	NC
P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16
COLR	I/O17L	TMS	<b>A</b> 16R	<b>A</b> 13R	<b>A</b> 10R	<b>A</b> 7R	NC	LBR	CLKR	ADSR	<b>A</b> 6R	<b>A</b> 3R	NC	NC	I/O0L
R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16
INTR	NC	TRST	<b>A</b> 18R <sup>(1)</sup>	<b>A</b> 15R	<b>A</b> 12R	<b>A</b> 9R	UBr	CE0R	R/WR	REPEATR	<b>A</b> 4R	<b>A</b> 1R	OPTR	NC	NC
T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12	T13	T14	T15	T16
NC	TCK	NC	<b>A</b> 17R <sup>(2)</sup>	<b>A</b> 14R	<b>A</b> 11R	<b>A</b> 8R	NC	CE1R		CNTENR	<b>A</b> 5R	<b>A</b> 2R	<b>A</b> 0R	NC	NC

### NOTES:

- 1. Pin is a NC for IDT70T3319 and IDT70T3399.
- 2. Pin is a NC for IDT70T3399.
- 3. All  $\ensuremath{\mathsf{V}}\xspace\ensuremath{\mathsf{D}}\xspace\ensuremath{\mathsf{D}}\xspace$  pins must be connected to 2.5V power supply.
- 4. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VDD (2.5V), and 2.5V if OPT pin for that port is set to Vss (0V).
- 5. All Vss pins must be connected to ground supply.
- 6. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
- 7. This package code is used to reference the package diagram.
- 8. This text does not indicate orientation of the actual part-marking.

5652 drw 02d



# Pin Configurations (con't) (3,4,5,6)

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	_
I/O9L	ĪNTL	Vss	TDO	NC	A <sub>16</sub> L	A12L	AsL	NC	V <sub>DD</sub>	CLKL	CNTEN L	A <sub>4</sub> L	AoL	OPTL	NC	Vss	Α
NC	Vss	COLL	TDI	A <sub>17L</sub> (2)	A13L	A9L	NC	CEOL	Vss	ADSL	A <sub>5</sub> L	A1L	NC	VDDQR	I/O <sub>8</sub> L	NC	В
VDDQL	I/O9R	VDDQR	PIPE/FTL	A <sub>18L</sub> (1)	A <sub>14</sub> L	A <sub>10L</sub>	ŪBL	CE <sub>1</sub> L	Vss	R/WL	A <sub>6</sub> L	A <sub>2</sub> L	VDD	I/O8R	NC	Vss	С
NC	Vss	I/O <sub>10L</sub>	NC	A <sub>15</sub> L	A <sub>11</sub> L	A7L	ĪΒι	V <sub>DD</sub>	ŌĒL	REPEATL	A <sub>3</sub> L	VDD	NC	VDDQL	I/O7L	I/O7R	D
I/O11L	NC	VDDQR	I/O10R		•			•	•				I/O <sub>6</sub> L	NC	Vss	NC	E
VDDQL	I/O11R	NC	Vss										Vss	I/O <sub>6</sub> R	NC	VDDQR	F
NC	Vss	I/O12L	NC										NC	VDDQL	I/O <sub>5</sub> L	NC	G
VDD	NC	VDDQR	I/O12R					339/ F208		9			VDD	NC	Vss	I/O <sub>5R</sub>	Н
VDDQL	V <sub>DD</sub>	Vss	ZZR					G20 Pin fr		Α			ZZL	V <sub>DD</sub>	Vss	VDDQR	J
I/O14R	Vss	I/O13R	Vss					p Vie					I/O3R	VDDQL	I/O4R	Vss	K
NC	I/O14L	VDDQR	I/O13L										NC	I/O3L	Vss	I/O4L	L
VDDQL	NC	I/O <sub>15R</sub>	Vss										Vss	NC	I/O <sub>2</sub> R	VDDQR	М
NC	Vss	NC	I/O <sub>15L</sub>										I/O1R	VDDQL	NC	I/O2L	N
I/O <sub>16R</sub>	I/O <sub>16L</sub>	VDDQR	COLR	TRST	A <sub>16</sub> R	A <sub>12</sub> R	A <sub>8</sub> R	NC	VDD	CLKR	CNTEN R	A <sub>4</sub> R	NC	I/O1L	Vss	NC	Р
Vss	NC	I/O17R	TCK	A <sub>17R</sub> (2)	A13R	<b>A</b> 9R	NC	Œ0R	Vss	ĀDSR	A <sub>5</sub> R	A <sub>1R</sub>	NC	VDDQL	I/Oor	VDDQR	R
NC	I/O17L	VDDQL	TMS	A <sub>18R</sub> (1)	A14R	A <sub>10R</sub>	ŪBr	CE1R	Vss	R/WR	A <sub>6</sub> R	A <sub>2</sub> R	Vss	NC	Vss	NC	Т
Vss	ĪNTR	PIPE/FT <sub>R</sub>	NC	A <sub>15R</sub>	A <sub>11R</sub>	A <sub>7R</sub>	ŪBR	VDD	ŌĒr	REPEATR	Азп	Aor	V <sub>DD</sub>	OPT <sub>R</sub>	NC	I/Ool	U

5652 drw 02c

- 1. Pin is a NC for IDT70T3319 and IDT70T3399.
- 2. Pin is a NC for IDT70T3399.
- 3. All VDD pins must be connected to 2.5V power supply.
- 4. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VDD (2.5V), and 2.5V if OPT pin for that port is set to Vss (0V).
- 5. All Vss pins must be connected to ground supply.
- 6. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
- 7. This package code is used to reference the package diagram.
- 8. This text does not indicate orientation of the actual part-marking.



### Pin Names

Left Port	Right Port	Names					
CEOL, CE1L	CEOR, CE1R	Chip Enables (Input) <sup>(6)</sup>					
R/WL	R/W̄R	Read/Write Enable (Input)					
ŌĒL	ŌĒR	Output Enable (Input)					
Aol - A18L <sup>(5)</sup>	A0R - A18R <sup>(5)</sup>	Address (Input)					
I/O0L - I/O17L	I/O0R - I/O17R	Data Input/Output					
CLKL	CLKR	Clock (Input)					
PL/FTL	PL/FT <sub>R</sub>	Pipeline/Flow-Through (Input)					
ĀDS∟	<del>ADS</del> R	Address Strobe Enable (Input)					
CNTENL	<u>CNTEN</u> R	Counter Enable (Input)					
REPEATL	REPEATR	Counter Repeat <sup>(3)</sup>					
<u>ŪB</u> ∟	Ū <b>B</b> R	Upper Byte Enable (I/O <sub>9</sub> - I/O <sub>17</sub> ) <sup>(6)</sup>					
ŪB∟	<b>∐B</b> R	Lower Byte Enable (I/O <sub>0</sub> - I/O <sub>8</sub> ) <sup>(6)</sup>					
VDDQL	VDDQR	Power (I/O Bus) (3.3V or 2.5V) <sup>(1)</sup> (Input)					
OPTL	OPTR	Option for selecting VDDax <sup>(1,2)</sup> (Input)					
ZZL	<b>ZZ</b> R	Sleep Mode pin <sup>(4)</sup> (Input)					
V	DD	Power (2.5V) <sup>(1)</sup> (Input)					
V	ss	Ground (0V) (Input)					
Т	DI	Test Data Input					
Т	DI	Test Data Output					
TO	CK	Test Logic Clock (10MHz) (Input)					
TN	MS	Test Mode Select (Input)					
TR	RST	Reset (Initialize TAP Controller) (Input)					
ĪNT∟	ĪNT <sub>R</sub>	Interrupt Flag (Output)					
COL	COLR	Collision Alert (Output)					

5652 tbl 01

- VDD, OPTx, and VDDQx must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
- 2. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to VDD (2.5V), then that port's I/Os and controls will operate at 3.3V levels and VDDOX must be supplied at 3.3V. If OPTx is set to Vss (0V), then that port's I/Os and address controls will operate at 2.5V levels and VDDOX must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
- When REPEATx is asserted, the counter will reset to the last valid address loaded via ADSx.
- 4. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode. It is recommended that boundary scan not be operated during sleep mode.
- Address A18x is a NC for the IDT70T3319. Also, Addresses A18x and A17x are NC's for the IDT70T3399.
- 6. Chip Enables and Byte Enables are double buffered when  $PL/\overline{FT} = VIH$ , i.e., the signals take two cycles to deselect.



Industrial and Commercial Temperature Ranges

Truth Table I—Read/Write and Enable Control (1,2,3,4)

ŌĒ	CLK	Œ0	CE1	ŪB	ĪΒ	R/W	ZZ	Upper Byte I/O9-17	Lower Byte I/O <sub>0-8</sub>	MODE
Х	1	Н	Χ	Χ	Χ	Χ	L	High-Z	High-Z	Deselected-Power Down
Х	1	Χ	L	Х	Χ	Х	L	High-Z	High-Z	Deselected-Power Down
Х	1	L	Н	Н	Н	Х	L	High-Z	High-Z	Both Bytes Deselected
Х	1	L	Н	Н	L		L	High-Z	Din	Write to Lower Byte Only
Х	1	L	Н	L	Н		L	Din	High-Z	Write to Upper Byte Only
Х	1	L	Н	L	L	اــ	L	Din	Din	Write to Both Bytes
L	1	L	Н	Н	L	Н	L	High-Z	Dоит	Read Lower Byte Only
L	1	L	Н	L	Н	Н	L	Dout	High-Z	Read Upper Byte Only
L	1	L	Н	L	L	Н	L	Dout	Dоит	Read Both Bytes
Н	1	L	Н	L	L	Χ	L	High-Z	High-Z	Outputs Disabled
Х	Χ	Х	Χ	Χ	Χ	Χ	Н	High-Z	High-Z	Sleep Mode

NOTES: 5652 tbl 02

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2.  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{REPEAT} = X$ .
- 3.  $\overline{\text{OE}}$  and ZZ are asynchronous input signals.
- 4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

### Truth Table II—Address Counter Control (1,2)

Address	Previous Internal Address	Internal Address Used	CLK	ADS	CNTEN	REPEAT <sup>(6)</sup>	I/O <sup>(3)</sup>	MODE
An	Х	An	<b>↑</b>	L <sup>(4)</sup>	Χ	Н	Dvo (n)	External Address Used
Х	An	An + 1	<b>↑</b>	Н	L <sup>(5)</sup>	Н	Di/o(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	<b>↑</b>	Н	Н	Н	Di/o(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Х	An	1	X	Х	L <sup>(4)</sup>	Dı/o(n)	Counter Set to last valid ADS load

5652 tbl 03

- 1. "H" =  $V_{IH}$ , "L" =  $V_{IL}$ , "X" = Don't Care.
- 2. Read and write operations are controlled by the appropriate setting of  $R/\overline{W}$ ,  $\overline{CE}_0$ ,  $CE_1$ ,  $\overline{UB}$ ,  $\overline{LB}$  and  $\overline{OE}$ .
- 3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.
- 4.  $\overline{ADS}$  and  $\overline{REPEAT}$  are independent of all other memory control signals including  $\overline{CE}_0$ ,  $CE_1$ ,  $\overline{UB}$  and  $\overline{LB}$ .
- 5. The address counter advances if  $\overline{\text{CNTEN}} = \text{V}_{\text{IL}}$  on the rising edge of CLK, regardless of all other memory control signals including  $\overline{\text{CE}}_0$ , CE<sub>1</sub>,  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$ .
- 6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded via ADS during initialization if desired. Any subsequent ADS access during operations will update the REPEAT address location.



# Maximum Operating

Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature	GND	VDD
Commercial	0°C to +70°C	0V	2.5V <u>+</u> 100mV
Industrial	-40°C to +85°C	0V	2.5V <u>+</u> 100mV

NOTE

5652 tbl 04

# Recommended DC Operating Conditions with VDDO at 2.5V

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	2.4	2.5	2.6	٧
VDDQ	I/O Supply Voltage <sup>(3)</sup>	2.4	2.5	2.6	V
Vss	Ground	0	0	0	٧
VIH	Input High Volltage (Address, Control & Data I/O Inputs) <sup>(3)</sup>	1.7		VDDQ + 100mV <sup>(2)</sup>	٧
VIH	Input High Voltage - JTAG	1.7	_	V <sub>DD</sub> + 100mV <sup>(2)</sup>	٧
VIH	Input High Voltage - ZZ, OPT, PIPE/FT	VDD - 0.2V		V <sub>DD</sub> + 100mV <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.7	V
VIL	Input Low Voltage - ZZ, OPT, PIPE/FT	-0.3 <sup>(1)</sup>		0.2	٧

### NOTES:

6652 tbl 05a

- 1. VIL (min.) = -1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
- 2. ViH (max.) = VDDQ + 1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
- To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to Vss(OV), and VDDOX for that port must be supplied as indicated above.

# Recommended DC Operating Conditions with VDDQ at 3.3V

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	2.4	2.5	2.6	V
VDDQ	I/O Supply Voltage <sup>(3)</sup>	3.15	3.3	3.45	V
Vss	Ground	0	0	0	V
VIH	Input High Voltage (Address, Control &Data I/O Inputs) <sup>(3)</sup>	2.0		VDDQ + 150mV <sup>(2)</sup>	٧
VIH	Input High Voltage - JTAG	1.7		V <sub>DD</sub> + 100mV <sup>(2)</sup>	V
VIH	Input High Voltage - ZZ, OPT, PIPE/FT	VDD - 0.2V		VDD + 100mV <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.8	V
VIL	Input Low Voltage - ZZ, OPT, PIPE/FT	-0.3 <sup>(1)</sup>		0.2	V

### NOTES:

652 tbl 05b

- 1. VIL (min.) = -1.0V for pulse width less than tcyc/2, or 5ns, whichever is less.
- 2. VIH (max.) = VDDQ + 1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
- To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VDD (2.5V), and VDDOX for that port must be supplied as indicated above.

<sup>1.</sup> This is the parameter TA. This is the "instant on" case temperature.

High-Speed 2.5V 512/256/128K x 18 Dual-Port Static RAM



70T3339/19/99S

Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
VTERM (VDD)	V <sub>DD</sub> Terminal Voltage with Respect to GND	-0.5 to 3.6	V
VTERM <sup>(2)</sup> (VDDQ)	VDDQ Terminal Voltage with Respect to GND	-0.3 to VDDQ + 0.3	V
V <sub>TERM</sub> (2) (INPUTS and I/O's)	Input and I/O Terminal Voltage with Respect to GND	-0.3 to VDDQ + 0.3	V
TBIAS <sup>(3)</sup>	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	۰C
NLT	Junction Temperature	+150	۰C
IOUT(For VDDQ = 3.3V)	DC Output Current	50	mA
IOUT(For VDDQ = 2.5V)	DC Output Current	40	mA

### NOTES:

- 5652 tbl 06
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
  permanent damage to the device. This is a stress rating only and functional operation of the
  device at these or any other conditions above those indicated in the operational sections
  of this specification is not implied. Exposure to absolute maximum rating conditions for
  extended periods may affect reliability.
- This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any Input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 3. Ambient Temperature under DC Bias. No AC Conditions. Chip Deselected.

## Capacitance<sup>(1)</sup>

(TA = +25°C, f = 1.0MHz) PQFP ONLY

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	8	pF
Cout <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10.5	pF

### 5652 tbl 07

- NOTES:

  1. These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references Ci/o.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 2.5V ± 100mV)

			70T3339	)/19/99S	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current <sup>(1)</sup>	VDDQ = Max., VIN = 0V to VDDQ		10	μΑ
Lu	JTAG & ZZ Input Leakage Current <sup>(1,2)</sup>	VDD = Max., VIN = OV to VDD		±30	μΑ
ILO	Output Leakage Current <sup>(1,3)</sup>	$\overline{\text{CE}}_0 = \text{Vih or CE}_1 = \text{Vil., Vout} = 0 \text{V to VDDQ}$		10	μΑ
Vol (3.3V)	Output Low Voltage <sup>(1)</sup>	IOL = +4mA, VDDQ = Min.		0.4	V
Vон (3.3V)	Output High Voltage <sup>(1)</sup>	IOH = -4mA, VDDQ = Min.	2.4	_	V
Vol (2.5V)	Output Low Voltage <sup>(1)</sup>	IOL = +2mA, VDDQ = Min.	_	0.4	٧
Voн (2.5V)	Output High Voltage <sup>(1)</sup>	Iон = -2mA, Vddq = Min.	2.0	_	V

### NOTES:

5652 tbl 08

- 1. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to p.6 for details.
- 2. Applicable only for TMS, TDI and TRST inputs.
- 3. Outputs tested in tri-state mode.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (3)(VDD = 2.5V ± 100mV)

'					S2	9/19/99 200 Only <sup>(7)</sup>	S1 Co	9/19/99 66 m'l Ind	S1 Co	9/19/99  33 m'l	
Symbol	Parameter	Test Condition	Versio	on	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit
IDD	Dynamic Operating Current (Both	CEL and CER= VIL, Outputs Disabled,	COM'L	S	375	525	320	450	260	370	mA
	Ports Active)	$f = fMAX^{(1)}$	IND	S	_	_	320	510	260	450	
ISB1 <sup>(6)</sup>	Standby Current (Both Ports - TTL	$\overline{CEL} = \overline{CER} = VIH$ $f = fMAX^{(1)}$	COM'L	S	205	270	175	230	140	190	mA
	Level Inputs)	I = IWAA**	IND	S	_	_	175	275	140	235	ША
ISB2 <sup>(6)</sup>	Standby Current (One Port - TTL	CE"A" = VIL and CE"B" = VIH <sup>(5)</sup>	COM'L	S	300	375	250	325	200	250	mA
	Level Inputs)	Active Port Outputs Disabled, f=fMAX <sup>(1)</sup>	IND	S			250	365	200	310	IIIA
ISB3	Full Standby Current (Both Ports - CMOS	Both Ports $\overline{CE}L$ and $\overline{CE}R \ge VDDQ - 0.2V$ , VIN $\ge VDDQ - 0.2V$	COM'L	S	5	15	5	15	5	15	mA
	Level Inputs)	or VIN $\leq 0.2V$ , $f = 0^{(2)}$	IND	S		_	5	20	5	20	IIIA
ISB4 <sup>(6)</sup>	Full Standby Current (One Port - CMOS	$\overline{CE}$ "A" $\leq 0.2V$ and $\overline{CE}$ "B" $\geq VDDQ - 0.2V^{(5)}$	COM'L	S	300	375	250	325	200	250	m 1
	Level Inputs)	$VIN \ge VDDQ - 0.2V$ or $VIN \le 0.2V$ Active Port, Outputs Disabled, $f = fMAX^{(1)}$	IND	S	_	_	250	365	200	310	mA
lzz	Sleep Mode Current (Both Ports - TTL	ZZL = ZZR = VIH f=fMAX <sup>(1)</sup>	COM'L	S	5	15	5	15	5	15	mΛ
	Level Inputs)	I=IMAX` /	IND	S	_	_	5	20	5	20	mA

- 5652 tbl 09
- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS".
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. VDD = 2.5V,  $TA = 25^{\circ}C$  for Typ, and are not production tested. IDD DC(f=0) = 15mA (Typ).
- 5.  $\overline{CE}x = V_{IL} \text{ means } \overline{CE}_{0x} = V_{IL} \text{ and } CE_{1x} = V_{IH}$ 
  - $\overline{\text{CE}}\text{x} = \text{Vih means } \overline{\text{CE}}\text{ox} = \text{Vih or CE}\text{1x} = \text{Vil}$
  - $\overline{\text{CE}}\text{x} \leq 0.2 \text{V}$  means  $\overline{\text{CE}}\text{ox} \leq 0.2 \text{V}$  and  $\text{CE}\text{1x} \geq \text{VDDQ}$  0.2 V
  - $\overline{\text{CE}}\text{x} \ge \text{VDDQ} 0.2 \text{V} \text{ means } \overline{\text{CE}}\text{ox} \ge \text{VDDQ} 0.2 \text{V} \text{ or } \text{CE}\text{1x} 0.2 \text{V}$
  - "X" represents "L" for left port or "R" for right port.
- 6. ISB1, ISB2 and ISB4 will all reach full standby levels (ISB3) on the appropriate port(s) if ZZL and/or ZZR = VIH.
- 7. 200Mhz is not available in the BF-208 package.



## AC Test Conditions (VDDQ - 3.3V/2.5V)

Input Pulse Levels (Address & Controls)	GND to 3.0V/GND to 2.4V
Input Pulse Levels (I/Os)	GND to 3.0V/GND to 2.4V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V/1.25V
Output Reference Levels	1.5V/1.25V
Output Load	Figures 1 and 2

5652 tbl 10





Figure 1. AC Output Test load.





AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) (2,3) (VDD = 2.5V + 100mV, TA = 0°C to +70°C)

	and Write Cycle Timing) (2,3) (VDD =	70T333 S: Com'l	70T3339/19/99 S166 Com'l & Ind		70T3339/19/99 S133 Com'l & Ind			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(1)</sup>	15	_	20		25	-	ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(1)</sup>	5	—	6		7.5		ns
tcH1	Clock High Time (Flow-Through) <sup>(1)</sup>	6	—	8		10		ns
tcL1	Clock Low Time (Flow-Through) <sup>(1)</sup>	6		8		10		ns
tcH2	Clock High Time (Pipelined) <sup>(2)</sup>	2	_	2.4		3		ns
tcL2	Clock Low Time (Pipelined) <sup>(1)</sup>	2	_	2.4		3	-	ns
tsa	Address Setup Time	1.5	_	1.7		1.8	-	ns
tha	Address Hold Time	0.5		0.5		0.5		ns
tsc	Chip Enable Setup Time	1.5		1.7		1.8		ns
thc	Chip Enable Hold Time	0.5	_	0.5		0.5		ns
tsв	Byte Enable Setup Time	1.5	_	1.7	_	1.8	_	ns
tнв	Byte Enable Hold Time	0.5	_	0.5	_	0.5	_	ns
tsw	R/W Setup Time	1.5	_	1.7	_	1.8	_	ns
tHW	R/W Hold Time	0.5	_	0.5	_	0.5	_	ns
tsp	Input Data Setup Time	1.5	_	1.7		1.8	_	ns
tho	Input Data Hold Time	0.5	_	0.5		0.5	_	ns
tsad	ADS Setup Time	1.5	_	1.7	_	1.8	_	ns
thad	ADS Hold Time	0.5	_	0.5	_	0.5	_	ns
tscn	CNTEN Setup Time	1.5	_	1.7	_	1.8		ns
thcn	CNTEN Hold Time	0.5		0.5		0.5		ns
tsrpt .	REPEAT Setup Time	1.5	_	1.7		1.8	_	ns
thrpt	REPEAT Hold Time	0.5	_	0.5	_	0.5	_	ns
toe	Output Enable to Data Valid	_	4.4	_	4.4	_	4.6	ns
tolz <sup>(5)</sup>	Output Enable to Output Low-Z	1	_	1	_	1	_	ns
tонz <sup>(5)</sup>	Output Enable to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tCD1	Clock to Data Valid (Flow-Through) <sup>(1)</sup>	_	10	_	12	_	15	ns
tcD2	Clock to Data Valid (Pipelined) <sup>(1)</sup>	_	3.4	_	3.6	_	4.2	ns
toc	Data Output Hold After Clock High	1	_	1		1	_	ns
tckhz <sup>(5)</sup>	Clock High to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tcklz <sup>(5)</sup>	Clock High to Output Low-Z	1		1		1		ns
tins	Interrupt Flag Set Time	_	7	_	7	_	7	ns
tinr	Interrupt Flag Reset Time	_	7	_	7	_	7	ns
tcols	Collision Flag Set Time	_	3.4	_	3.6	_	4.2	ns
tcolr	Collision Flag Reset Time	_	3.4	_	3.6	_	4.2	ns
tzzsc	Sleep Mode Set Cycles	2	_	2	_	2	_	cycles
tzzrc	Sleep Mode Recovery Cycles	3	_	3	_	3	_	cycles
Port-to-Port D	elay	-						
tco	Clock-to-Clock Offset	4	_	5		6		ns
tors	Clock-to-Clock Offset for Collision Detection	Ploaso re	efer to Coll	ision Doto	ction Timin	a Toblo or	. Dogo 20	


### NOTES:

- 1. The Pipelined output parameters (tcyc2, tcp2) apply to either or both left and right ports when FT/PIPEx = Vpb (2.5V). Flow-through parameters (tcyc1, tcp1) apply when FT/PIPE = Vss (0V) for that port.
- 2. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPE and OPT. FT/PIPE and OPT should be treated as DC signals, i.e. steady state during operation.
- 3. These values are valid for either level of VDDO (3.3V/2.5V). See page 5 for details on selecting the desired operating voltage levels for each port.
- 4. 200Mhz is not available in BF-208 package.
- 5. Guaranteed by design (not production tested).


4



# Timing Waveform of Read Cycle for Pipelined Operation (**FT**/PIPE'x' = VIH)(2)




# Timing Waveform of Read Cycle for Flow-through Output $(\overline{FT}/PIPE"x" = VIL)^{(2,6)}$




- 1. OE is asynchronously controlled; all other inputs depicted in the above waveforms are synchronous to the rising clock edge.
- 2.  $\overline{ADS} = VIL$ ,  $\overline{CNTEN}$  and  $\overline{REPEAT} = VIH$ .
- 3. The output is disabled (High-Impedance state) by  $\overline{\text{CE}}_0 = \text{ViH}$ ,  $\text{CE}_1 = \text{ViL}$ ,  $\overline{\text{UB}}$ ,  $\overline{\text{LB}} = \text{ViH}$  following the next rising edge of the clock. Refer to Truth Table 1.
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. If  $\overline{\text{UB}}$ ,  $\overline{\text{LB}}$  was HIGH, then the appropriate Byte of DATAouT for Qn + 2 would be disabled (High-Impedance state).
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.



# Timing Waveform of a Multi-Device Pipelined Read<sup>(1,2)</sup>




# Timing Waveform of a Multi-Device Flow-Through Read<sup>(1,2)</sup>



- B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70T3339/19/99 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{\text{UB}}$ ,  $\overline{\text{LB}}$ ,  $\overline{\text{OE}}$ , and  $\overline{\text{ADS}}$  = ViL; CE1(B1), CE1(B2), R/W,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{REPEAT}}$  = ViH.




# Timing Waveform of Left Port Write to Pipelined Right Port Read (1,2,4)



### NOTES:

- 1.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS} = VIL$ ;  $CE_1$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = VIH$ .
- 2.  $\overline{OE} = VIL$  for Port "B", which is being read from.  $\overline{OE} = VIH$  for Port "A", which is being written to.
- 3. If tco ≤ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcvc2 + tco2). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + tcvc2 + tco2).
- 4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"


# Timing Waveform with Port-to-Port Flow-Through Read (1,2,4)



- 1.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS} = VIL$ ;  $CE_1$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = VIH$ .
- 2.  $\overline{OE}$  = VIL for the Right Port, which is being read from.  $\overline{OE}$  = VIH for the Left Port, which is being written to.
- 3. If tco ≤ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcvc + tcp1). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcp1).
- 4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".




Timing Waveform of Pipelined Read-to-Write-to-Read



- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2.  $\overline{\text{CE}}_0$ ,  $\overline{\text{UB}}$ ,  $\overline{\text{LB}}$ , and  $\overline{\text{ADS}}$  = VIL; CE1,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{REPEAT}}$  = VIH. "NOP" is "No Operation".
- 3. Addresses do not have to be accessed sequentially since ADS = ViL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.


# Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)<sup>(2)</sup>




- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2.  $\overline{\text{CE}}_0$ ,  $\overline{\text{UB}}$ ,  $\overline{\text{LB}}$ , and  $\overline{\text{ADS}}$  = VIL;  $\overline{\text{CE}}_1$ ,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{REPEAT}}$  = VIH.
- 3. Addresses do not have to be accessed sequentially since ADS = Vil. constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.



Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** = VIL)<sup>(2)</sup>




Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)<sup>(2)</sup>




- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2.  $\overline{\text{CE}}_0$ ,  $\overline{\text{UB}}$ ,  $\overline{\text{LB}}$ , and  $\overline{\text{ADS}}$  = VIL;  $\overline{\text{CE}}_1$ ,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{REPEAT}}$  = VIH.
- 3. Addresses do not have to be accessed sequentially since  $\overline{ADS}$  = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.



# Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




# $Timing\,Wave form\,of\,Flow-Through\,Read\,with\,Address\,Counter\,Advance^{(1)}$




- 1.  $\overline{CE}_0$ ,  $\overline{OE}$ ,  $\overline{UB}$ ,  $\overline{LB}$  = VIL; CE1, R/ $\overline{W}$ , and  $\overline{REPEAT}$  = VIH.
- 2. If there is no address change via  $\overline{ADS} = VIL$  (loading a new address) or  $\overline{CNTEN} = VIL$  (advancing the address), i.e.  $\overline{ADS} = VIH$  and  $\overline{CNTEN} = VIH$ , then the data output remains constant for subsequent clocks.



# Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs)<sup>(1)</sup>




# Timing Waveform of Counter Repeat<sup>(2)</sup>



- NOTES: 1.  $\overline{CE_0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{RW}$  = VIL;  $\overline{CE_1}$  and  $\overline{REPEAT}$  = VIH.
- 2.  $\overline{CE_0}$ ,  $\overline{UB}$ ,  $\overline{LB}$  = VIL;  $CE_1$  = VIH.
- 3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = VIL$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- $5. \ \ \text{Output state (High, Low, or} \ \underline{\text{High-impe}} \\ \text{dance) is determined by the previous cycle control signals}.$
- 6. No dead cycle exists during REPEAT operation. A READ or WRITE cycle may be coincidental with the counter REPEAT cycle: Address loaded by last valid ADS load will be accessed. Extra cycles are shown here simply for clarification. For more information on REPEAT function refer to Truth Table II.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.



# Waveform of Interrupt Timing (2)



### NOTES:

- 1.  $\overline{CE}_0 = VIL \text{ and } CE_1 = VIH$
- 2. All timing is the same for Left and Right ports.
- 3. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

Truth Table III — Interrupt Flag (1)

		Left Port	Left Port			Right Port				
CLKL	R/WL <sup>(2)</sup>	CEL <sup>(2)</sup>	A18L-A0L <sup>(3,4,5)</sup>	ΪΝΤι	CLKR	R/W̄R <sup>(2)</sup>	CER <sup>(2)</sup>	A18R-A0R <sup>(3,4,5)</sup>	<b>ĪNT</b> R	Function
1	L	L	7FFFF	Х	<b>↑</b>	Х	Х	Х	L	Set Right INTR Flag
1	Х	Х	Х	Х	1	Н	L	7FFFF	Н	Reset Right INTR Flag
1	Х	Х	Х	L	1	L	L	7FFFE	Х	Set Left INTL Flag
1	Н	L	7FFFE	Н	1	Х	Χ	Х	Χ	Reset Left INTL Flag

#### NOTES

5652 tbl 12


- 1.  $\overline{\text{INT}}_L$  and  $\overline{\text{INT}}_R$  must be initialized at power-up by Resetting the flags.
- 2.  $\overline{\text{CE}}_0 = \text{VIL}$  and  $\text{CE}_1 = \text{VIH}$ .  $R\overline{\text{IW}}$  and CE are synchronous with respect to the clock and need valid set-up and hold times.
- 3. A18x is a NC for IDT70T3319, therefore Interrupt Addresses are 3FFFF and 3FFFE.
- 4. A18x and A17x are NC's for IDT70T3399, therefore Interrupt Addresses are 1FFFF and 1FFFE.
- 5. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

High-Speed 2.5V 512/256/128K x 18 Dual-Port Static RAM



70T3339/19/99S

# Waveform of Collision Timing (1,2) Both Ports Writing with Left Port Clock Leading



### NOTES:

- 1.  $\overline{CE}_0 = V_{IL}$ ,  $CE_1 = V_{IH}$ .
- 2. For reading port,  $\overline{\text{OE}}$  is a Don't care on the Collision Detection Logic. Please refer to Truth Table IV for specific cases.
- 3. Leading Port Output flag might output 3tcyc2 + tcoLs after Address match.
- 4. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

### Collision Detection Timing<sup>(3,4)</sup>

Cycle Time	tors (ns)			
Cycle Time	Region 1 (ns) (1)	Region 2 (ns) (2)		
5ns	0 - 2.8	2.81 - 4.6		
6ns	0 - 3.8	3.81 - 5.6		
7.5ns	0 - 5.3	5.31 - 7.1		

5652 tbl 13

### NOTES:

- Region 1
   Both ports show collision after 2nd cycle for Addresses 0, 2, 4 etc.
- Region 2
   Leading port shows collision after 3rd cycle for addresses 0, 3, 6, etc.
   while trailing port shows collision after 2nd cycle for addresses 0, 2, 4 etc.
- 3. All the production units are tested to midpoint of each region.
- 4. These ranges are based on characterization of a typical device.

### Truth Table IV — Collision Detection Flag

	Left Port					Right Port				
CLKL	R/WL <sup>(1)</sup>	CEL <sup>(1)</sup>	A18L-A0L <sup>(2)</sup>	COL	CLKR	R/ <b>W</b> <sub>R</sub> <sup>(1)</sup>	CER <sup>(1)</sup>	A18R-A0R <sup>(2)</sup>	COLR	Function
1	Н	L	MATCH	Н	<b>↑</b>	Н	L	MATCH	н	Both ports reading. Not a valid collision. No flag output on either port.
1	Н	L	MATCH	L	<b>↑</b>	L	L	MATCH	Н	Left port reading, Right port writing. Valid collision, flag output on Left port.
1	L	L	MATCH	Н	1	Н	L	MATCH	L	Right port reading, Left port writing. Valid collision, flag output on Right port.
1	L	L	MATCH	L	1	L	L	MATCH	L	Both ports writing. Valid collision. Flag output on both ports.


#### NOTES:

- 1.  $\overline{\text{CE}}_0 = \text{VIL}$  and CE1 = VIH. R/ $\overline{\text{W}}$  and CE are synchronous with respect to the clock and need valid set-up and hold times.
- 2. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.


5652 tbl 14



# Timing Waveform - Entering Sleep Mode (1,2)



# Timing Waveform - Exiting Sleep Mode (1,2)



2. All timing is same for Left and Right ports.

- CEo has to be deactivated (CEo = ViH) three cycles prior to asserting ZZ (ZZx = ViH) and held for two cycles after asserting ZZ (ZZx = ViH).
- 4.  $\overline{\text{CE}}_0$  has to be deactivated  $\overline{\text{CE}}_0 = \text{V}_{\text{IH}}$ ) one cycle prior to de-asserting ZZ (ZZx = VIL) and held for three cycles after de-asserting ZZ (ZZx = VIL).
- 5. The device must be in Read Mode (R/W High) when exiting sleep mode. Outputs are active but data is not valid until the following cycle.



## Functional Description

The IDT70T3339/19/99 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse width is independent of the cycle time.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on  $\overline{\text{CE}}$ oor a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70T3339/19/99s for depth expansion configurations. Two cycles are required with  $\overline{\text{CE}}$ 0 LOW and CE1 HIGH to reactivate the outputs.

### Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 7FFFE (HEX), where a write is defined as  $\overline{CE}R = R/\overline{W}R = VIL$  per the Truth Table. The left port clears the interrupt through access of address location 7FFFE when  $\overline{CE}L = VIL$  and  $R/\overline{W}L = VIH$ . Likewise, the right port interrupt flag  $(\overline{INT}R)$  is asserted when the left port writes to memory location 7FFFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 7FFFF (3FFFF or 3FFFE for IDT70T3319 and 1FFFF or 1FFFE for IDT70T3399). The message (18 bits) at 7FFFE or 7FFFF (3FFFF or 3FFFE for IDT70T3319 and 1FFFF or 1FFFE for IDT70T3399) is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FFFE and 7FFFF (3FFFF or 3FFFE for IDT70T3319 and 1FFFF or 1FFFE for IDT70T3399) are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

### Collision Detection

Collision is defined as an overlap in access between the two ports resulting in the potential for either reading or writing incorrect data to a specific address. For the specific cases: (a) Both ports reading - no data is corrupted, lost, or incorrectly output, so no collision flag is output on either port. (b) One port writing, the other port reading - the end result of the write will still be valid. However, the reading port might capture data that is in a state of transition and hence the reading port's collision flag is output. (c) Both ports writing - there is a risk that the two ports will interfere with each other, and the data stored in memory will not be a valid write from either port (it may essentially be a random combination of the two). Therefore, the collision flag is output on both ports. Please refer to Truth Table IV for all of the above cases.

The alert flag  $(COL_x)$  is asserted on the 2nd or 3rd rising clock edge of the affected port following the collision, and remains low for one cycle. Please refer to Collision Detection Timing table on page 20. During that next cycle, the internal arbitration is engaged in resetting the alert flag (this avoids a specific requirement on the part of the user to reset the alert flag). If two collisions occur on subsequent clock cycles, the second collision may not generate the appropriate alert flag. A third collision will generate the

alert flag as appropriate. In the event that a user initiates a burst access on both ports with the same starting address on both ports and one or both ports writing during each access (i.e., imposes a long string of collisions on contiguous clock cycles), the alert flag will be asserted and cleared every other cycle. Please refer to the Collision Detection Timing waveform on page 20.

Collision detection on the IDT70T3339/19/99 represents a significant advance infunctionality over current sync multi-ports, which have no such capability. In addition to this functionality the IDT70T3339/19/99 sustains the keyfeatures of bandwidth and flexibility. The collision detection function is very useful in the case of bursting data, or a string of accesses made to sequential addresses, in that it indicates a problem within the burst, giving the user the option of either repeating the burst or continuing to watch the alert flag to see whether the number of collisions increases above an acceptable threshold value. Offering this function on chip also allows users to reduce their need for arbitration circuits, typically done in CPLD's or FPGA's. This reduces board space and design complexity, and gives the user more flexibility in developing a solution.

### Sleep Mode

The IDT70T3339/19/99 is equipped with an optional sleep or low power mode on both ports. The sleep mode pin on both ports is asynchronous and active high. During normal operation, the ZZ pin is pulled low. When ZZ is pulled high, the port will enter sleep mode where it will meet lowest possible power conditions. The sleep mode timing diagram shows the modes of operation: Normal Operation, No Read/Write Allowed and Sleep Mode.

For normal operation all inputs must meet setup and hold times prior to sleep and after recovering from sleep. Clocks must also meet cycle high and low times during these periods. Three cycles prior to asserting ZZ (ZZx = ViH) and three cycles after de-asserting ZZ (ZZx = ViL), the device must be disabled via the chip enable pins. If awrite or read operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM cannot be guaranteed immediately after ZZ is asserted (prior to being in sleep). When exiting sleep mode, the device must be in Read mode (R/ $\overline{W}$ x = ViH) when chip enable is asserted, and the chip enable must be valid for one full cycle before a read will result in the output of valid data.


During sleep mode the RAM automatically deselects itself. The RAM disconnects its internal clock buffer. The external clock may continue to run without impacting the RAMs sleep current (lzz). All outputs will remain in high-Z state while in sleep mode. All inputs are allowed to toggle. The RAM will not be selected and will not perform any reads or writes.



## Depth and Width Expansion


The IDT70T3339/19/99 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70T3339/19/99 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 36-bits or wider.



1. A19 is for IDT70T3339, A18 is for IDT70T3319, A17 is for IDT70T3399.

# JTAG Timing Specifications



#### NOTES:

- 1. Device inputs = All device inputs except TDI, TMS, and TRST.
- 2. Device outputs = All device outputs except TDO.

# JTAG AC Electrical Characteristics (1,2,3,4)

		70T3339/19/99		
Symbol	Parameter	Min.	Max.	Units
ticyc	JTAG Clock Input Period	100	_	ns
исн	JTAG Clock HIGH	40	_	ns
ticl	JTAG Clock Low	40		ns
tur	JTAG Clock Rise Time	_	3 <sup>(1)</sup>	ns
₩F	JTAG Clock Fall Time	_	3 <sup>(1)</sup>	ns
URST	JTAG Reset	50		ns
URSR	JTAG Reset Recovery	50	_	ns
tico	JTAG Data Output	_	25	ns
tido	JTAG Data Output Hold	0	_	ns
tus	JTAG Setup	15		ns
tлн	JTAG Hold	15	_	ns

5652 tbl 15

- 1. Guaranteed by design.
- 2. 30pF loading on external output signals.
- 3. Refer to AC Electrical Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x333 <sup>(1)</sup>	Defines IDT part number
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

#### NOTF:

5652 tbl 16

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note (3)

5652 tbl 17

## System Interface Parameters

Instruction	Code	Description
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs <sup>(1)</sup> . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state except $\overline{\text{COL}}$ x & $\overline{\text{INT}}$ x outputs.
CLAMP	0011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs <sup>(2)</sup> to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	0101, 0111, 1000, 1001, 1010, 1011, 1100	Several combinations are reserved. Do not use codes other than those identified above.
PRIVATE	0110,1110,1101	For internal use only.

### NOTES:

1. Device outputs = All device outputs except TDO.


- 2. Device inputs = All device inputs except TDI, TMS, and  $\overline{\text{TRST}}$ .
- 3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

5652 tbl 18

<sup>1.</sup> Device ID for IDT70T3319 is 0x334. Device ID for IDT70T3399 is 0x335.



# Ordering Information



5652 drw 25

### NOTES:

- 1. 200Mhz is not available in the BF-208 package.
- 2. Green parts available. For specific speeds, packages and powers contact your local sales office.
- Contact your local sales office for industrial temp range for other speeds, packages and powers.Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

### Orderable Part Information

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70T3319S133BC	BC256	CABGA	С
	70T3319S133BC8	BC256	CABGA	С
	70T3319S133BF	BF208	CABGA	С
	70T3319S133BF8	BF208	CABGA	С
	70T3319S133BFGI	BFG208	CABGA	I
	70T3319S133BFGl8	BFG208	CABGA	I
	70T3319S133BFI	BF208	CABGA	I
	70T3319S133BFI8	BF208	CABGA	I
166	70T3319S166BC	BC256	CABGA	С
	70T3319S166BC8	BC256	CABGA	С
	70T3319S166BF	BF208	CABGA	С
	70T3319S166BF8	BF208	CABGA	С
	70T3319S166BFG	BFG208	CABGA	С
	70T3319S166BFG8	BFG208	CABGA	С
200	70T3319S200BC	BC256	CABGA	С
	70T3319S200BC8	BC256	CABGA	С

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70T3339S133BC	BC256	CABGA	С
	70T3339S133BC8	BC256	CABGA	С
	70T3339S133BCI	BC256	CABGA	I
	70T3339S133BCl8	BC256	CABGA	I
	70T3339S133BF	BF208	CABGA	С
	70T3339S133BF8	BF208	CABGA	С
	70T3339S133BFGI	BFG208	CABGA	I
	70T3339S133BFI	BF208	CABGA	I
	70T3339S133BFI8	BF208	CABGA	I
166	70T3339S166BC	BC256	CABGA	С
	70T3339S166BC8	BC256	CABGA	С
	70T3339S166BF	BF208	CABGA	С
	70T3339S166BF8	BF208	CABGA	С
200	70T3339S200BC	BC256	CABGA	С
	70T3339S200BC8	BC256	CABGA	С
	70T3339S200BCG	BCG256	CABGA	С





### Orderable Part Information (con't)

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70T3399S133BC	BC256	CABGA	С
	70T3399S133BC8	BC256	CABGA	С
	70T3399S133BFI	BF208	CABGA	I
	70T3399S133BFI8	BF208	CABGA	I
166	70T3399S166BC	BC256	CABGA	С
	70T3399S166BC8	BC256	CABGA	С
200	70T3399S200BC	BC256	CABGA	С
	70T3399S200BC8	BC256	CABGA	С

## **Datasheet Document History**

01/20/03: Initial Datasheet

11/11/03:

07/28/08:

04/25/03: Page 11 Added Capacitance Derating drawing

Page 12 Changed tins and tins specs in AC Electrical Characteristics table Page 10 Updated power numbers in DC Electrical Characteristics table

Page 12 Added to Fs symbol and parameter to AC Electrical Characteristics table

Page 21 Updated Collision Timing waveform

Page 22 Added Collision Detection Timing table and footnotes

Page 26 Updated HIGHZ function in System Interface Parameters table

Page 27 Added IDT Clock Solution table

04/08/04: Page 22 & 23 Clarified Sleep Mode Text and Waveforms

Page 1 & 28 Removed Preliminary status

Page 6 Added another sentence to footnote 4 to recommend that boundary scan not be operated during sleep mode

02/07/06: Page 1 Added green availability to features

Page 7 Changed footnote 2 for Truth Table I from ADS, CNTEN, REPEAT = VIH to ADS, CNTEN, REPEAT = X

Page 27 Added green indicator to ordering information Page 10 Corrected a typo in the DC Chars table footnotes

01/19/09: Page 28 Removed "IDT" from orderable part number

01/19/09. Page 20 Removed 1D1 Homoruerable parthumber

04/20/10: Removed the DD 144-pin TQFP (DD-144) Thin Quad Flatpack per PDN: F-08-01 06/10/15: Page 3 & 4 Removed the date from all of the pin configurations BC256 & BF208

Page 26 Added T&R indicator and industrial temp footnote to Ordering Information

02/08/18: Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018

08/19/19: Page 2 & 3 Updated package codes BC-256 to BC256, BCG256 and BF-208 to BF208, BFG208

Page 1, 9, 11 & 26 Removed 166MHz Industrial temp offering

Page 26 Removed IDT Clock Solution table

Page 26 & 27 Added Orderable Part Information tables

11/06/19: Page 26 & 27 Corrected "ns" to "MHz" in the header of the Orderable Part Information tables

### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CY6116A-35DMB CY7C1049GN-10VXI GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0 IDT70V5388S166BG
IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70 CY7C1353S-100AXC
AS6C8016-55BIN AS7C164A-15PCN 515712X IDT71V67603S133BG IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI
IS66WVE2M16ECLL-70BLI IS66WVE4M16EALL-70BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KVE33133AXI 8602501XA 5962-3829425MUA 5962-3829430MUA 5962-8866201YA 5962-8866204TA 5962-9062007MXA 59629161705MXA GS882Z18CD-150I 8413202RA 5962-8866208YA 5962-8866203YA IS61WV102416DBLL-10BLI CY7C1380KV33250AXC AS6C8016-55BINTR GS81284Z18B-250I AS7C34096B-10TIN GS84018CB-200I IS62WV25616EALL-55TLI
IS61WV204816BLL-10TLI GS8128418B-167IV CY7C1460KV25-200BZXI CY7C1315KV18-333BZXC CY62157G30-45ZSXI
71V016SA12YG RMLV0416EGBG-4S2#AC0 CY62126EV18LL-70BVXI CY62128ELL-45SX