HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM

70V05S/L

Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 15ns (max.)
 - Industrial: 20ns (max.)
- Low-power operation
 - IDT70V05L


Active: 380mW (typ.)

Standby: 660µW (typ.)

 IDT70V05 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device

- ◆ M/S = VIH for BUSY output flag on Master M/S = VIL for BUSY input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- ◆ TTL-compatible, single 3.3V (±0.3V) power supply
- ◆ Available in 68-pin PLCC and a 64-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

Functional Block Diagram



NOTES:

- 1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
- 2. BUSY outputs and INT outputs are non-tri-stated push-pull.

JUNE 2019



Description

The IDT70V05 is a high-speed 8K x 8 Dual-Port Static RAM. The IDT70V05 is designed to be used as a stand-alone 64K-bit Dual-Port SRAM or as a combination MASTER/SLAVE Dual-Port SRAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port SRAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for

reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.


Fabricated using CMOS high-performance technology, these devices typically operate on only 400mW of power.

The IDT70V05 is packaged in a ceramic 68-pin PGA and PLCC and a 64-pin thin quad flatpack (TQFP).

Pin Configurations^(1,2,3)



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- J68-1 package body is approximately .95 in x .95 in x .17 in. PN64 package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.





Pin Configurations^(1,2,3) (con't.)

12/0	3/01		I		l						1	
11		51 A5L	50 A4L	48 A2L	46 A0L	44 BUSYL	42 M/S	40 INTR	38 A1R	36 A3R		
10	53 A7L	52 A6L	49 A3L	47 A1L	45 INTL	43 Vss	41 BUSYR	39 A0R	37 A2R	35 A4R	34 A 5R	
09	55 A9L	54 A8L								32 A7R	33 A6R	
08	57 A11L	56 A10L								30 A9R	31 A8R	
07	59 V _{DD}	58 A12L	IDT70V05G 28									
06	61 N/C	60 N/C		G68-1 ⁽⁴⁾ 68-Pin PGA						26 Vss	27 A12R	
05	63 SEML	62 CEL			Т	op Vie	9W(5)			24 N/C	25 N/C	
04	65 OEL	64 R/WL								22 SEMR	23 CER	
03	67 I/O0L	66 N/C								20 OER	21 R/WR	
02	68 I/O1L	1 I/O2L	3 I/O4L	5 Vss	7 I/O7L	9 Vss	11 I/O1R	13 VDD	15 I/O4R	18 I/O7R	19 N/C	
01		2 I/O3L	4 I/O5L	6 I/O6L	8 VDD	10 I/O0R	12 I/O2R	14 I/O3R	16 I/O5R	17 I/O6R		
INDEX	A	В	С	D	E	F	G	Н	J	K	L	

NOTES:

2941 drw 04

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. Package body is approximately 1.18 in x 1.18 in x .16 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate oriention of the actual part-marking.

Pin Names

Left Port	Right Port	Names		
CEL	CER	Chip Enable		
R/WL	R/W̄R	Read/Write Enable		
ŌĒL	OE R	Output Enable		
A0L - A12L	A0R - A12R	Address		
I/O0L - I/O7L	I/O0R - I/O7R	Data Input/Output		
SEML	<u>SEM</u> R	Semaphore Enable		
ĪNTL	ĪNT _R	Interrupt Flag		
BUSYL	BUSYR	Busy Flag		
M	/S	Master or Slave Select		
V	DD	Power (3.3v)		
V	SS	Ground (0v)		

2941 tbl 00

2941 tbl 02



70V05L High-Speed 3.3V 8K x 8 Dual-Port Static RAM

Truth Table I: Non-Contention Read/Write Control

	Inpu	uts ⁽¹⁾		Outputs			
CE	R/ W	ŌĒ	SEM	I/O ₀₋₇	Mode		
Н	Х	Х	Н	High-Z	Deselected: Power-Down		
L	L	Х	Н	DATAIN	Write to Memory		
L	Н	L	Н	DATAout	Read Memory		
X	Х	Н	Х	High-Z	Outputs Disabled		

NOTE

1. A0L — A12L≠ A0R — A12R

Truth Table II: Semaphore Read/Write Control⁽¹⁾

	Inpu	uts ⁽¹⁾		Outputs	
CE	R/ W	ŌĒ	SEM	I/O ₀₋₇	Mode
Н	Н	L	L	DATAout	Read Data in Semaphore Flag
Н	1	Х	L	DATAIN	Write I/Oo into Semaphore Flag
L	Х	Х	L	_	Not Allowed

NOTE: 2941 tbl 03

^{1.} There are eight semaphore flags written to via I/O₀ and read from I/O₀ -I/O₇. These eight semaphores are addressed by Ao-A₂.



Absolute Maximum Ratings⁽¹⁾

High-Speed 3.3V 8K x 8 Dual-Port Static RAM

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
ЮИТ	DC Output Current	50	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD + 0.3V.

Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTES:

- 1. This parameter is determined by device characterization but is not production
- 2. 3dV references the interpolated capacitznce when the input and output signals switch from 0V to 3V or from 3V to 0V.

Maximum Operating Temperature and Supply Voltage (1)

Grade	Ambient Temperature	GND	V _{DD}	
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V	
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V	

2941 tbl 05

2941 tbl 06

NOTE:

2941 tbl 04

2941 tbl 07

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
V DD	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
VIH	Input High Voltage	2.0	_	V _{DD} +0.3 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V

NOTES:

- 1. V_{IL≥} -1.5V for pulse width less than 10ns.
- 2. VTERM must not exceed VDD +0.3V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)

	113	<u> </u>					
			70V	05S	70V	′05L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current ⁽¹⁾	VDD = 3.6V, VIN = 0V to VDD	_	10	_	5	μA
llo	Output Leakage Current	VOUT = 0V to VDD	_	10	_	5	μA
Vol	Output Low Voltage	IoL = +4mA	_	0.4	_	0.4	V
Vон	Output High Voltage	Юн = -4mA	2.4	_	2.4	_	V

NOTE:

1. At VDD ≤ 2.0V input leakages are undefined.

2941 tbl 08



DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ ($VDD = 3.3V \pm 0.3V$)

		<u> </u>									
					70V0 Com'l		70V0 Coi & I	m'l	70V0 Com'l		
Symbol	Parameter	Test Condition	Versio	on	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
IDD	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs Disabled SEM = VIH f = fmax ⁽³⁾	COM'L	S L	150 140	215 185	140 130	200 175	130 125	190 165	mA
	(BOIT POILS ACTIVE)	T = TMAX ^{CO}	IND	S L	_		140 130	225 195	_		mA
ISB1	Standby Current (Both Ports - TTL Level Inputs)	CER = CEL = VIH SEMR = SEML = VIH f = fMAX ⁽³⁾	COM'L	S L	25 20	35 30	20 15	30 25	16 13	30 25	mA
	Level lipus)	T = IMAX ^(v)	IND	S L	_		20 15	45 40	_		mA
ISB2	Standby Current (One Port - TTL	CEL or CER = VIH Active Port Outputs Disabled,	COM'L	S L	85 80	120 110	80 75	110 100	75 72	110 95	mA
	Level Inputs)	f=fMAX ⁽³⁾	IND	S L	_	_	80 75	130 115	_	_	mA
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports CEL and CER ≥ VDD - 0.2V, VN > VDD - 0.2V or	COM'L	S L	1.0 0.2	5 2.5	1.0 0.2	5 2.5	1.0 0.2	5 2.5	mA
	Civios Level inpuis)	$\frac{V_{\text{IN}} \leq 0.2V \text{ f}}{\text{SEMR}} = \frac{0.4V}{\text{SEML}} \geq V_{\text{DD}} - 0.2V$	IND	S L	_	_	1.0 0.2	15 5	_		mA
ISB4	Full Standby Current (One Port -	One Port CEL or CER > VDD - 0.2V	COM'L	S L	85 80	125 105	80 75	115 100	75 70	105 90	mA
	CMOS Level Inputs)		IND	S L	_	_	80 75	130 115	_	_	mA

2941 tbl 09a

					70V0 Com'l		70V0 Com'l		
Symbol	Parameter	Test Condition	Versio	on	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
loo	Dynamic Operating Current	CE = VIL, Outputs Disabled SEM = VIH f = fmax ⁽³⁾	COM'L	S L	120 115	180 155	120 115	180 155	mA
	(Both Ports Active)	T = MAX ^O	IND	S L	120 115	200 170	120 115	200 170	mA
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_{R} = \overline{CE}_{L} = V_{IH}$ $\overline{SEM}_{R} = \overline{SEM}_{L} = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S L	13 11	25 20	13 11	25 20	mA
	Level lipus)	T = IMAX**/	IND	S L	13 11	40 35	13 11	40 35	mA
ISB2	Standby Current (One Port - TTL	CEL or CER = VIH Active Port Outputs Disabled, f=fmax ⁽³⁾	COM'L	S L	70 65	100 90	70 65	100 90	mA
	Level Inputs)	I=IMAX ^{ey}	IND	S L	70 65	120 105	70 65	120 105	mA
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports CEL and CER > VDD - 0.2V, VN > VDD - 0.2V or	COM'L	S L	1.0 0.2	5 2.5	1.0 0.2	5 2.5	mA
	Civios Level ilipuis)	$V_{\text{IN}} \leq 0.2V, f = 0^{(4)}$ $\overline{\text{SEMR}} = \overline{\text{SEML}} \geq V_{\text{DD}} - 0.2V$	IND	S L	1.0 0.2	15 5	1.0 0.2	15 5	mA
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	One Port CEL or CER > VDD - 0.2V SEMR = SEML > VDD - 0.2V	COM'L	S L	65 60	100 85	65 60	100 85	mA
	Owico rever libring)	SEIMR - SEIML \geq VDD - 0.2V VIN \geq VDD - 0.2V or VIN \leq 0.2V Active Port Outputs Disabled, $f = f_{MAX}(3)$	IND	S L	65 60	115 100	65 60	115 100	mA

NOTES:

- 1. "X" in part number indicates power rating (S or L)
- 2. VDD = 3.3V, TA = +25°C, and are not production tested. IDD DC = 115mA (Typ.)
- 3. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V
- 4. f = 0 means no address or control lines change.

2941 tbl 09b



Industrial and Commercial Temperature Ranges

AC Test Conditions

AC 1631 CONDITIONS	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2





Figure 1. AC Output Test Load

Figure 2. Output Test Load *Including scope and jig. (For tLz, tHz, twz, tow)

Timing of Power-Up Power-Down



2941 tbl 10



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁴⁾

		70V05X15 Com'l Only		70V05X20 Com'l & Ind		70V05X25 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE		•						
trc	Read Cycle Time	15		20	_	25		ns
taa	Address Access Time	_	15	_	20	_	25	ns
tace	Chip Enable Access Time ⁽³⁾	_	15	_	20	_	25	ns
taoe	Output Enable Access Time ⁽³⁾	_	10	_	12	_	13	ns
tон	Output Hold from Address Change	3		3	_	3		ns
tLZ	Output Low-Z Time ^(1,2)	3		3	_	3		ns
tHZ	Output High-Z Time ^(1,2)	_	10	_	12	_	15	ns
tpu	Chip Enable to Power Up Time ^(1,2)	0		0	_	0		ns
tpD	Chip Disable to Power Down Time ^(1,2)	_	15	_	20	_	25	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	10	_	10	_	ns
tsaa	Semaphore Address Access ⁽³⁾	_	15	_	20	_	25	ns

2941 tbl 11a


		70V05X35 Com'l Only		70V05X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CYCLE						
trc	Read Cycle Time	35	_	55		ns
taa	Address Access Time	_	35	_	55	ns
tace	Chip Enable Access Time ⁽³⁾	_	35	_	55	ns
taoe	Output Enable Access Time ⁽³⁾	_	20	_	30	ns
tон	Output Hold from Address Change	3	_	3	_	ns
tLZ	Output Low-Z Time ^(1,2)	3	_	3	_	ns
tHZ	Output High-Z Time ^(1,2)	_	15	_	25	ns
tpu	Chip Enable to Power Up Time ^(1,2)	0	_	0	_	ns
tpD	Chip Disable to Power Down Time ^(1,2)	_	35	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15		ns
tsaa	Semaphore Address Access ⁽³⁾		35	_	55	ns

2941 tbl 11b

- 1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is determined by device characterization but is not production tested.
- 3. To access SRAM, $\overline{CE} = VIL$, $\overline{SEM} = VIH$.
- 4. 'X' in part number indicates power rating (S or L).



Waveform of Read Cycles⁽⁵⁾



- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 2. Timing depends on which signal is de-asserted first \overline{CE} or \overline{OE} .
- 3. tedd delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
- 5. $\overline{SEM} = VIH.$



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁵⁾

		70V05X15 Com'l Only		70V05X20 Com'l & Ind		70V05X25 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE		•						
twc	Write Cycle Time	15	_	20	_	25	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	12	_	15	_	20	_	ns
taw	Address Valid to End-of-Write	12	_	15	_	20	_	ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0	_	ns
twp	Write Pulse Width	12	_	15	_	20	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	10		15		15		ns
tHZ	Output High-Z Time ^(1,2)	_	10	_	12	_	15	ns
tон	Data Hold Time ⁽⁴⁾	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z ^(1,2)	_	10	_	12	_	15	ns
tow	Output Active from End-of-Write ^(1,2,4)	0	_	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	5	_	5	_	5	_	ns
tsps	SEM Flag Contention Window	5	_	5	_	5		ns

2941 tbl 12a

		70V05X35 Com'l Only		70V05X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE						
twc	Write Cycle Time	35		55	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	30		45	_	ns
taw	Address Valid to End-of-Write	30	_	45	_	ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	ns
twp	Write Pulse Width	25	_	40	_	ns
twr	Write Recovery Time	0	_	0	_	ns
tow	Data Valid to End-of-Write	15	_	30	_	ns
tHZ	Output High-Z Time ^(1,2)	_	15	_	25	ns
tDH	Data Hold Time ⁽⁴⁾	0	_	0	_	ns
twz	Write Enable to Output in High-Z ^(1,2)	_	15	_	25	ns
tow	Output Active from End-of-Write ^(1,2,4)	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	5	_	5	_	ns
tsps	SEM Flag Contention Window	5	_	5	_	ns


NOTES

- 1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is determined by device characterization but is not production tested.
- 3. To access SRAM, $\overline{CE} = VIL$, $\overline{SEM} = VIH$. To access semaphore, $\overline{CE} = VIH$ and $\overline{SEM} = VIL$. Either condition must be valid for the entire tew time.
- 4. The specification for ton must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. "X" in part number indicates power rating (S or L).


2941 tbl 12b



Timing Waveform of Write Cycle No. 1, R/W Controlled Timing (1,3,5,8)




Timing Waveform of Write Cycle No. 2, **CE** Controlled Timing^(1,3,5,8)



- 1. R/\overline{W} or \overline{CE} must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW $\overline{\text{CE}}$ and a LOW R/\overline{W} for memory array writing cycle.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{R/W}}$ (or $\overline{\text{SEM}}$ or $\overline{\text{R/W}}$) going HIGH to the end of write cycle.
- During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} , or R/\overline{W} .
- 7. Timing depends on which enable signal is de-asserted first, $\overline{\text{CE}}$, or R/ $\overline{\text{W}}$.
- 8. If \overline{OE} is LOW during $R\overline{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If \overline{OE} is HIGH during an $R\overline{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overline{CE} = VIL$ and $\overline{SEM} = VIH$. To access Semaphore, $\overline{CE} = VIH$ and $\overline{SEM} = VIL$. tew must be met for either condition.




Timing Waveform of Semaphore Read after Write Timing, Either Side⁽¹⁾



NOTE:

- 1. $\overline{CE} = VIH$ for the duration of the above timing (both write and read cycle).
- 2. "DATAOUT VALID" represents all I/O's (I/Oo-I/O7) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention^(1,3,4)



- 1. Dor = DoL = VIL, CER = CEL = VIH, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- This parameter is measured from R/W̄-A⁻ or SEM̄-A⁻ going HIGH to R/W̄-B⁻ or SEM̄-B⁻ going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾

		70V05X15 Com'l Ony		70V05X20 Com'l & Ind		70V05X25 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIMING	$(M/\overline{S} = VIH)$							
tbaa	BUSY Access Time from Address Match	_	15	_	20	_	20	ns
tBDA	BUSY Disable Time from Address Not Matched	_	15	_	20	_	20	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	15	_	20	_	20	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	_	15	_	17	_	17	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	18	_	30	_	30	ns
twн	Write Hold After BUSY ⁽⁵⁾	12	_	15	_	17	_	ns
BUSY TIMING	$(M/\overline{S} = V_{IL})$	•						
twB	BUSY Input to Write ⁽⁴⁾	0		0		0	_	ns
twn	Write Hold After BUSY ⁽⁵⁾	12	_	15	_	17	_	ns
PORT-TO-POR	T DELAY TIMING							
twod	Write Pulse to Data Delay ⁽¹⁾	_	30	_	45	_	50	ns
todo	Write Data Valid to Read Data Delay ⁽¹⁾		25		35	_	35	ns


2941 tbl 13a

		70V05X35 Com'l Only		70V05X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIMING	$(M/\overline{S} = V_{IH})$					
tBAA	BUSY Access Time from Address Match		20	_	45	ns
tBDA	BUSY Disable Time from Address Not Matched	_	20	_	40	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	20	_	40	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	_	20	_	35	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	35	_	40	ns
twн	Write Hold After BUSY ⁽⁵⁾	25	_	25	_	ns
BUSY TIMING	$(M/\overline{S} = V_{1L})$					
twB	BUSY Input to Write ⁽⁴⁾	0	_	0	_	ns
twн	Write Hold After BUSY ⁽⁵⁾	25	_	25	_	ns
PORT-TO-POR	T DELAY TIMING					
twdd	Write Pulse to Data Delay ⁽¹⁾	_	60	_	80	ns
todo	Write Data Valid to Read Data Delay ⁽¹⁾	_	45		65	ns

- Port-to-port delay through SRAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = VIH)" or "Timing Waveform of Write With Port-To-Port Delay (M/S = VIL)".
 To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twdd twp (actual) or tbdd tbw (actual).
- To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 'X' is part number indicates power rating (S or L).




Timing Waveform of Write with Port-to-Port Read with $\overline{\textbf{BUSY}}^{(2,4,5)}$ (M/ $\overline{\textbf{S}}$ =VIH)



- 1. To ensure that the earlier of the two ports wins. taps is ignored for $M/\overline{S} = V_{IL}$ (SLAVE).
- 2. $\overline{CE}L = \overline{CE}R = VIL$
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. If $M/\overline{S} = VIL$ (SLAVE) then \overline{BUSY} is input. For this example, $\overline{BUSY}^*A^* = VIH$ and \overline{BUSY}^*B^* input is shown above.
- 5. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the port opposite from Port "A".




Timing Waveform of Write with **BUSY**




NOTES:

- 1. twH must be met for both BUSY input (slave) and output (master).
- 2. BUSY is asserted on port "B" Blocking R/WB", until BUSY B" goes HIGH.
- 3. twb is only for the slave version.

Waveform of **BUSY** Arbitration Controlled by \overline{CE} Timing⁽¹⁾ (M/ \overline{S} = VIH)



Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing⁽¹⁾ (M/ \overline{S} = VIH)



- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A"
- 2. If taps is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

		70V05X15 Com'l Only		70V05X20 Com'l & Ind		70V05X25 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUPT T	IMING					,		
tas	Address Set-up Time	0		0	_	0	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tins	Interrupt Set Time	_	15	_	20	_	20	ns
tinr	Interrupt Reset Time	_	15	_	20	_	20	ns

2941 tbl 14a


			70V05X35 Com'l Only		70V05X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
INTERRUPT TIMING							
tas	Address Set-up Time	0	_	0	_	ns	
twr	Write Recovery Time	0	_	0	_	ns	
tins	Interrupt Set Time	_	25	_	40	ns	
tinr	Interrupt Reset Time	_	25	_	40	ns	


2941 tbl 14b

^{1. &#}x27;X' in part number indicates power rating (S or L).



Waveform of Interrupt Timing⁽¹⁾





- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt Truth Table III.
- Timing depends on which enable signal (CE or R/W) is asserted last.
 Timing depends on which enable signal (CE or R/W) is de-asserted first.



Truth Table III — Interrupt Flag⁽¹⁾

	Left Port									
R/ W L	CEL	<u>OE</u> ∟	A12L-A0L	ĪNT∟	R/ W R	CE R	ŌĒ R	A 12R -A 0R	Ī NT R	Function
L	L	Х	1FFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	1FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	1FFE	Х	Set Left INTL Flag
Х	L	L	1FFE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

2941tbl 15

- 1. Assumes $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$.
- 2. If $\overline{BUSY}L = VIL$, then no change.
- 3. If $\overline{BUSY}R = VIL$, then no change.

Truth Table IV — Address **BUSY** Arbitration

Inputs			Out	puts	
CΕL	CE R	A12L-A0L A12R-A0R	BUSY _L (1)	BUSY _R (1)	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2941 tbl 16

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V05 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- 2. VIL if the inputs to the opposite port were stable prior to the address and enable inputs of this port. VIH if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs cannot be low simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

Truth Table V — Example of Semaphore Procurement Sequence (1,2,3)

			· · · · · · · · · · · · · · · · · · ·
Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTES:

2941 tbl 17

- 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V05.
- There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O7). These eight semaphores are addressed by Ao-A2.
- 3. $\overline{\text{CE}} = \text{V}_{\text{IH}}$, $\overline{\text{SEM}} = \text{V}_{\text{IL}}$ to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V05 SRAMs.

Functional Description

The IDT70V05 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V05 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ HIGH). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 1FFF. The message (8 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the SRAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the SRAM is "busy". The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a BUSY indication, the write signal is gated internally to prevent the write from proceeding.

The use of $\overline{\text{BUSY}}$ logic is not required or desirable for all applications. In some cases it may be useful to logically OR the $\overline{\text{BUSY}}$ outputs together and use any $\overline{\text{BUSY}}$ indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of $\overline{\text{BUSY}}$ logic is not desirable, the $\overline{\text{BUSY}}$ logic can be disabled by placing the part in slave mode with the M/ $\overline{\text{S}}$ pin. Once in slave mode the $\overline{\text{BUSY}}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{\text{BUSY}}$ pins HIGH. If desired, unintended write operations can be prevented to a port by tying the $\overline{\text{BUSY}}$ pin for that port LOW.

The BUSY outputs on the IDT 70V05 SRAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these SRAMs are being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70V05 SRAM array in width while using \overline{BUSY} logic, one master part is used to decide which side of the RAM array will receive a \overline{BUSY} indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the \overline{BUSY} signal as a write inhibit signal. Thus on the IDT70V05 SRAM the \overline{BUSY} pin is an output if the part is used as a master (M/ \overline{S} pin = VIH), and the \overline{BUSY} pin is an input if the part used as a slave (M/ \overline{S} pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating \overline{BUSY} on one side of the array and another master indicating \overline{BUSY} on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The $\overline{\text{BUSY}}$ arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a $\overline{\text{BUSY}}$ flag to be output from the master before the actual write pulse can be initiated with the R/\overline{W} signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70V05 is a fast Dual-Port 8K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port SRAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port SRAM or any other shared resource.

The Dual-Port SRAM features a fast access time, and both ports are

completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or accessed, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port SRAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$, the Dual-Port SRAM enable, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table II where $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ are both HIGH.

Systems which can best use the IDT70V05 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V05's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V05 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port SRAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V05 in a separate memory space from the Dual-Port SRAM. This address space is accessed by placing a LOW input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and R/ $\overline{\text{W}}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can

be accessed by either side through address pins Ao – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a LOW level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ($\overline{\text{SEM}}$) and output enable ($\overline{\text{OE}}$) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ($\overline{\text{SEM}}$ or $\overline{\text{OE}}$) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Truth Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.



The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V05's Dual-Port SRAM. Say the 8K x 8 SRAM was to be divided into two 4K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port SRAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out

the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port SRAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port SRAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned SRAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT70V05 Semaphore Logic



Ordering Information



2941 drw 20

NOTE:

- 1. Contact your local sales office for Industrial temp range in other speeds, packages and powers.
- LEAD FINISH (SnPb) parts are Obsolete. Product Discontinuation Notice PDN#SP-17-02
 Note that information regarding recently obsoleted parts is included in this datasheet for customer convenience.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
15	70V05L15JG	PLG68	PLCC	С
	70V05L15JG8	PLG68	PLCC	С
	70V05L15PFG	PNG64	TQFP	С
	70V05L15PFG8	PNG64	TQFP	С
20	70V05L20PFGI	PNG64	TQFP	Ī
	70V05L20PFGl8	PNG64	TQFP	Ī



70V05I

10/23/08:

High-Speed 3.3V 8K x 8 Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Datasheet Document History

03/11/99: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections

Page 2 and 3 Added additional notes to pin configurations

06/09/99: Changed drawing format 11/10/99: Replaced IDT logo

03/10/00: Added 15 & 20ns speed grades

Upgraded DC parameters

Added Industrial Temperature information Changed ±200mV to 0mV in notes

05/26/00: Page 5 Increased storage temperature parameter

Clarified Taparameter

Page 6 DC Electrical parameters2-changed wording from open to disabled

12/04/01: Page 2 & 3 Added date revision to pin configurations

Page 2, 3, 5 & 6 Changed naming conventions from Vcc to Vdd and from GND to Vss

Page 6, 8, 10, 13 & 16 Removed industrial temp for 25ns, 35ns and 55ns from DC & AC Electrical Characteristics

Page 22 Removed industrial temp from 25ns, 35ns and 55ns from ordering information

Page 1 & 22 Replaced тм logo with ® logo

07/27/06: Page 1 Added green availability to features

Page 22 Added green indicator to ordering information Page 22 Removed "IDT" from orderable part number

06/14/12: Page 11 Corrected footnote 9 from V_{IN to} V_{IH}, to read "To access RAM, \overline{CE} = V_{IL} and \overline{SEM} = V_{IH}". Page

Page 22 Added T& R indicator to ordering information

03/16/18: Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018

06/14/19: Page 1 & 22 Deleted obsolete Commercial speed grades 20/25/35/55ns in Features and Ordering Information

Page 2 Rotated PLG68 PLCC and PNG64 TQFP pin configurations to accurately reflect pin 1 orientation

Page 1 & 22 Removed GU68 PGA package Page 22 Added Orderable Part Information

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CY6116A-35DMB CY7C1049GN-10VXI GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0 IDT70V5388S166BG
IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70 CY7C1353S-100AXC
AS6C8016-55BIN AS7C164A-15PCN 515712X IDT71V67603S133BG IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI
IS66WVE2M16ECLL-70BLI IS66WVE4M16EALL-70BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KVE33133AXI 8602501XA 5962-3829425MUA 5962-3829430MUA 5962-8866201YA 5962-8866204TA 5962-9062007MXA 59629161705MXA GS882Z18CD-150I 8413202RA 5962-8866208YA 5962-8866203YA IS61WV102416DBLL-10BLI CY7C1380KV33250AXC AS6C8016-55BINTR GS81284Z18B-250I AS7C34096B-10TIN GS84018CB-200I IS62WV25616EALL-55TLI
IS61WV204816BLL-10TLI GS8128418B-167IV CY7C1460KV25-200BZXI CY7C1315KV18-333BZXC CY62157G30-45ZSXI
71V016SA12YG RMLV0416EGBG-4S2#AC0 CY62126EV18LL-70BVXI CY62128ELL-45SX